


Volvi Block Diagram

Project code: 91.4U701.001
 PCB P/N : 07200
 REVISION : -1



SYSTEM DC/DC MAX8744 36	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3V_S5

SYSTEM DC/DC MAX8717 37	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 1D05V_S0

TPS51100 39	
INPUTS	OUTPUTS
1D8V_S3	DDR_VREF

APL5312 39	
INPUTS	OUTPUTS
3D3V_S0	2D5V_S0

APL5912 38	
INPUTS	OUTPUTS
1D8V_S3	1D5V_S0

Intersil CHARGER MAX8731 40	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 4.0A UP+5V 5V 100mA

CPU DC/DC MAX8770 35	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0-1.3V 48A

ICH7M Functional Strap Definitions

ICH8-M EDS 21762 2.0V1 page 16

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h)
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE config2 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting PWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM's when sampled high
LAN100_SLP	Integrated VccLAN1_05 and VccCL1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccLAN1_05 and VccCL1_05 VRM's when sampled high
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	This signal has a weak internal pull-up. Sampled low:the Flash Descriptor Security will be overridden. If high, the security measures will be in effect.This should only be used in manufacturing environments.

ICH7M Integrated Pull-up and Pull-down Resistors

ICH8-M EDS 21762 2.0V1

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 10K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	PULL-UP 13K

Crestline Strapping Signals and Configuration

Crestline EDS 20954 1.0
page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG[8:6]	Reserved	
	Low Power PCI Express	0 = Normal mode 1 = Low Power mode (Default)
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCRTL _DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Crestline GMCH PWROK in signal.

History

ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ,
DDACK#, IORDY, DA[2:0], DCS1#,
DCS3#, IDEIRQ

approximately 33 ohm

PCIE Routing

LANE1	LAN BCM5787M
LANE2	MiniCard WLAN
LANE3	NewCard WLAN

USB Table

USB ports definition	
Pair	Device
0	USB1
1	USB3
2	USB2
3	USB4
4	MINICARD
5	BlueTooth
6	CCD
7	NewCard

PCI Routing

page 16

	IDSEL	INT	REQ	GNT
OZ129	AD22	INT_PIRQ#	PCI_REQ#0	PCI_GNT#0

UMA

緯創資通		Wistron Corporation	
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichu, Taipei Hsien 221, Taiwan, R.O.C.</small>			
Reference			
File	Document Number		Rev
	Volvi		-1
Size A3	Date: Wednesday, April 18, 2007		Sheet 2 of 42






A

B




C

D

E



SB 0313 for EMI



FSC	FSB	FSA	CPU	FSB
0	0	0	266M	X
0	0	1	133M	533M
0	1	0	200M	X
0	1	1	166M	667M
1	0	0	333M	X
1	0	1	100M	X
1	1	0	400M	X
1	1	1	Reserved	X


UMA

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **Clock Generator**

Size: Document Number **Volvi** Rev **-1**

Date: Wednesday, April 18, 2007 Sheet 3 of 42



<<< H_DINV#[3..0] 6
 <<< H_DSTBN#[3..0] 6
 <<< H_DSTBP#[3..0] 6
 <<< H_D#[63..0] 6

Place testpoint on H_IERR# with a GND 0.1" away


PM_THERMTRIP# should connect to ICH7 and callistoga without T-ting (No stub)

Layout Note! 0.5" max length.

Layout Note: Comp0, 2 connect with 2 \times 27.4 ohm, make trace length shorter than 0.5". Comp1, 3 connect with 2 \times 55 ohm, make trace length shorter than 0.5".

2nd source: 62.10053.401

2nd source: 62.10053.401



All place within 2" to CPU


UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (1 of 2)**

Size: Document Number: **Volvi** Rev: -1






Date: Wednesday, April 18, 2007 Sheet 4 of 42




U39D		
A4	VSS[001]	VSS[082]
A8	VSS[002]	VSS[083]
A11	VSS[003]	VSS[084]
A14	VSS[004]	VSS[085]
A16	VSS[005]	VSS[086]
A19	VSS[006]	VSS[087]
A23	VSS[007]	VSS[088]
A26	VSS[008]	VSS[089]
B6	VSS[009]	VSS[090]
B8	VSS[010]	VSS[091]
B11	VSS[011]	VSS[092]
B13	VSS[012]	VSS[093]
B16	VSS[013]	VSS[094]
B19	VSS[014]	VSS[095]
B21	VSS[015]	VSS[096]
B24	VSS[016]	VSS[097]
C5	VSS[017]	VSS[098]
C8	VSS[018]	VSS[099]
C11	VSS[019]	VSS[100]
C14	VSS[020]	VSS[101]
C16	VSS[021]	VSS[102]
C19	VSS[022]	VSS[103]
C2	VSS[023]	VSS[104]
C22	VSS[024]	VSS[105]
C25	VSS[025]	VSS[106]
D1	VSS[026]	VSS[107]
D4	VSS[027]	VSS[108]
D8	VSS[028]	VSS[109]
D11	VSS[029]	VSS[110]
D13	VSS[030]	VSS[111]
D16	VSS[031]	VSS[112]
D19	VSS[032]	VSS[113]
D23	VSS[033]	VSS[114]
D26	VSS[034]	VSS[115]
E3	VSS[035]	VSS[116]
E6	VSS[036]	VSS[117]
E8	VSS[037]	VSS[118]
E11	VSS[038]	VSS[119]
E14	VSS[039]	VSS[120]
E16	VSS[040]	VSS[121]
E19	VSS[041]	VSS[122]
E21	VSS[042]	VSS[123]
E24	VSS[043]	VSS[124]
F5	VSS[044]	VSS[125]
F8	VSS[045]	VSS[126]
F11	VSS[046]	VSS[127]
F13	VSS[047]	VSS[128]
F16	VSS[048]	VSS[129]
F19	VSS[049]	VSS[130]
F2	VSS[050]	VSS[131]
F22	VSS[051]	VSS[132]
F25	VSS[052]	VSS[133]
G4	VSS[053]	VSS[134]
G1	VSS[054]	VSS[135]
G23	VSS[055]	VSS[136]
G26	VSS[056]	VSS[137]
H3	VSS[057]	VSS[138]
H3	VSS[058]	VSS[139]
H21	VSS[059]	VSS[140]
H24	VSS[060]	VSS[141]
J2	VSS[061]	VSS[142]
J5	VSS[062]	VSS[143]
J22	VSS[063]	VSS[144]
J25	VSS[064]	VSS[145]
K1	VSS[065]	VSS[146]
K4	VSS[066]	VSS[147]
K3	VSS[067]	VSS[148]
K26	VSS[068]	VSS[149]
L3	VSS[069]	VSS[150]
L6	VSS[070]	VSS[151]
L1	VSS[071]	VSS[152]
L24	VSS[072]	VSS[153]
M2	VSS[073]	VSS[154]
M5	VSS[074]	VSS[155]
M22	VSS[075]	VSS[156]
M25	VSS[076]	VSS[157]
N1	VSS[077]	VSS[158]
N4	VSS[078]	VSS[159]
N23	VSS[079]	VSS[160]
N26	VSS[080]	VSS[161]
P3	VSS[081]	VSS[162]

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File		
CPU (2 of 2)		
Size	Document Number	Rev
	Volvi	-1
Date:	Wednesday, April 18, 2007	Sheet 5 of 42



HOST



CALISTOGA
71.CALIS.00U

DIS :PM945 KI.94501.006
UMA :GM945 KI.94501.005

Place them near to the chip (< 0.5")

UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GMCH (1 of 5)			
Size	Document Number		Rev
			-1
Date: Wednesday, April 18, 2007		Sheet 6	of 42

11 M_A_DQ[63.0] <<<

M A D00	AJ35
M A D01	AJ34
M A D02	AM31
M A D03	AM33
M A D04	AJ37
M A D05	AK35
M A D06	AJ32
M A D07	AH31
M A D08	AN35
M A D09	AP33
M A D010	AR31
M A D011	AP31
M A D012	AN38
M A D013	AN38
M A D014	AM36
M A D015	AM34
M A D016	AN33
M A D017	AK26
M A D018	AL27
M A D019	AM26
M A D020	AN24
M A D021	AL28
M A D022	AM24
M A D023	AP26
M A D024	AP23
M A D025	AL22
M A D026	AP21
M A D027	AN20
M A D028	AL23
M A D029	AP24
M A D030	AP20
M A D031	AT21
M A D032	AR12
M A D033	AR14
M A D034	AP13
M A D035	AP12
M A D036	AT13
M A D037	AT12
M A D038	AL14
M A D039	AL12
M A D040	AK9
M A D041	AN7
M A D042	AK8
M A D043	AK7
M A D044	SA_DQ43
M A D045	AP9
M A D046	AN9
M A D047	AT5
M A D048	AY2
M A D049	AW2
M A D050	AP1
M A D051	AN2
M A D052	AY2
M A D053	AT3
M A D054	AN1
M A D055	AL2
M A D056	AG7
M A D057	AT3
M A D058	AG4
M A D059	AF6
M A D060	AG9
M A D061	AH6
M A D062	AF4
M A D063	AF8

CALISTOGA
71.CALIS.00U

DDR SYSTEM MEMORY A

SA_BS_0	AU12	M A BS#0 11,12
SA_BS_1	AV14	M A BS#1 11,12
SA_BS_2	BA20	M A BS#2 11,12
SA_BS_2	BA20	M A CAS# 11,12
SA_BS_2	BA20	M A DM[7..0] 11
SA_CAS#	AY13	
SA_DM_0	AJ33	M A DM0
SA_DM_1	AM35	M A DM1
SA_DM_2	AL26	M A DM2
SA_DM_3	AN22	M A DM3
SA_DM_4	AM14	M A DM4
SA_DM_5	AL9	M A DM5
SA_DM_6	AR3	M A DM6
SA_DM_7	AH4	M A DM7
SA_DQS_0	AK33	M A DQS0
SA_DQS_1	AT33	M A DQS1
SA_DQS_2	AN28	M A DQS2
SA_DQS_3	AM22	M A DQS3
SA_DQS_4	AN12	M A DQS4
SA_DQS_5	AN8	M A DQS5
SA_DQS_6	AP3	M A DQS6
SA_DQS_7	AG5	M A DQS7
SA_DQS#_0	AK32	M A DQS#0
SA_DQS#_1	AJ33	M A DQS#1
SA_DQS#_2	AN27	M A DQS#2
SA_DQS#_3	AM21	M A DQS#3
SA_DQS#_4	AM12	M A DQS#4
SA_DQS#_5	AL8	M A DQS#5
SA_DQS#_6	AN3	M A DQS#6
SA_DQS#_7	AH5	M A DQS#7
SA_MA_0	AY16	M A A0
SA_MA_1	AU14	M A A1
SA_MA_2	AV16	M A A2
SA_MA_3	BA16	M A A3
SA_MA_4	BA17	M A A4
SA_MA_5	AV16	M A A5
SA_MA_6	AV17	M A A6
SA_MA_7	AW17	M A A7
SA_MA_8	AT16	M A A8
SA_MA_9	AW17	M A A9
SA_MA_10	AU13	M A A10
SA_MA_11	AT17	M A A11
SA_MA_12	AV20	M A A12
SA_MA_13	AV12	M A A13
SA_RAS#	AW14	M A RAS# 11,12
SA_RCVENIN#	AK23	M A RCVENIN#
SA_RCVENOUT#	AK24	M A RCVENOUT#
SA_WE#	AY14	M A WE# 11,12

11 M_B_DQ[63.0] <<<

M B DQ0	AK39
M B DQ1	AJ37
M B DQ2	AP39
M B DQ3	AR41
M B DQ4	AJ38
M B DQ5	AK38
M B DQ6	AN41
M B DQ7	AP41
M B DQ8	AT40
M B DQ9	AV41
M B DQ10	AJ38
M B DQ11	AV38
M B DQ12	AP38
M B DQ13	AR40
M B DQ14	AW38
M B DQ15	AY38
M B DQ16	BA38
M B DQ17	AV36
M B DQ18	AR36
M B DQ19	AP36
M B DQ20	BA36
M B DQ21	AJ36
M B DQ22	AP36
M B DQ23	AP34
M B DQ24	AY33
M B DQ25	BA33
M B DQ26	AT31
M B DQ27	AJ29
M B DQ28	AJ31
M B DQ29	AW31
M B DQ30	AV29
M B DQ31	AW29
M B DQ32	AM19
M B DQ33	AL19
M B DQ34	AP14
M B DQ35	AN14
M B DQ36	AN17
M B DQ37	AM16
M B DQ38	AP15
M B DQ39	AL15
M B DQ40	AH11
M B DQ41	M A A7
M B DQ42	AJ9
M B DQ43	AN10
M B DQ44	AK13
M B DQ45	AH11
M B DQ46	AK10
M B DQ47	AJ8
M B DQ48	BA10
M B DQ49	AW10
M B DQ50	BA4
M B DQ51	AW4
M B DQ52	AY10
M B DQ53	AY9
M B DQ54	AW5
M B DQ55	AV5
M B DQ56	AV4
M B DQ57	AR5
M B DQ58	AK4
M B DQ59	AK3
M B DQ60	AT4
M B DQ61	AK5
M B DQ62	AJ5
M B DQ63	AJ3

U38E

CALISTOGA
71.CALIS.00U


DDR SYSTEM MEMORY B

SB_DS_0	AT24	M B BS#0 11,12
SB_DS_1	AV23	M B BS#1 11,12
SB_DS_2	AY28	M B BS#2 11,12
SB_DS_2	AY28	M B CAS# 11,12
SB_DS_2	AY28	M B DM[7..0] 11
SB_CAS#	AR24	M B DM0
SB_DM_0	AK36	M B DM1
SB_DM_1	AR34	M B DM2
SB_DM_2	AT36	M B DM3
SB_DM_3	BA31	M B DM4
SB_DM_4	AL17	M B DM5
SB_DM_5	AH8	M B DM6
SB_DM_6	BA5	M B DM7
SB_DM_7	AN4	M B DM7
SB_DQS_0	AM39	M B DQS0
SB_DQS_1	AT39	M B DQS1
SB_DQS_2	AJ35	M B DQS2
SB_DQS_3	AR29	M B DQS3
SB_DQS_4	AR16	M B DQS4
SB_DQS_5	AR10	M B DQS5
SB_DQS_6	AR7	M B DQS6
SB_DQS_7	ANS	M B DQS7
SB_DQS#_0	AM40	M B DQS#0
SB_DQS#_1	AJ39	M B DQS#1
SB_DQS#_2	AT35	M B DQS#2
SB_DQS#_3	AP29	M B DQS#3
SB_DQS#_4	AP16	M B DQS#4
SB_DQS#_5	AT10	M B DQS#5
SB_DQS#_6	AT7	M B DQS#6
SB_DQS#_7	AP5	M B DQS#7
SB_MA_0	AY23	M B A0
SB_MA_1	AW24	M B A1
SB_MA_2	AY24	M B A2
SB_MA_3	AR28	M B A3
SB_MA_4	AT27	M B A4
SB_MA_5	AT28	M B A5
SB_MA_6	AU27	M B A6
SB_MA_7	AV28	M B A7
SB_MA_8	AV27	M B A8
SB_MA_9	AW27	M B A9
SB_MA_10	AV24	M B A10
SB_MA_11	BA27	M B A11
SB_MA_12	AY27	M B A12
SB_MA_13	AR23	M B A13
SB_RAS#	AU23	M B RAS# 11,12
SB_RCVENIN#	AK16	M B RCVENIN#
SB_RCVENOUT#	AK18	M B RCVENOUT#
SB_WE#	AR27	M B WE# 11,12

Place Test PAD Near to Chip
as could as possible

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
GMCH (3 of 5)		
Size	Document Number	Rev
		-1
Date: Wednesday, April 18, 2007		Sheet 8 of 42




POWER

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title		GMCH (4 of 5)	
Size	Document Number	Rev -1	
Date: Wednesday, April 18, 2007	Sheet 9	of 42	

Divide by Trace (Layout Rule approve)


CALISTOGA
71.CALIS.00U





緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



REVERSE TYPE



REVERSE TYPE




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: DDR2 Socket			
Size: 62.10017.A71	Document Number: Volvi	Rev: -1	
Date: Wednesday, April 18, 2007 Sheet 11 of 42			




DDR2-200P-23-GP-U1
62.10017.A71
High 9.2mm

High 5.2mm

PARALLEL TERMINATION








Decoupling Capacitor



緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		DDR2 Termination Resistor	
Size	Document Number	Volvi	Rev -1
Date: Wednesday, April 18, 2007	Sheet 12	of 42	

LCD/INVERTER CONN



UMA

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.

Title LCD CONN & LED


Size Document Number	Rev -1
Volvi	

Date: Wednesday, April 18, 2007 **Sheet** 13 **of** 42

CRT I/F & CONNECTOR


Layout Note:
Place these resistors
close to the CRT-out
connector

Ferrite bead impedance: 10 ohm@100MHz:




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


C15 to 18P
C12 to 27P
C9 to 27P
For ATI MXM M66M R,G,B





Hsync & Vsync level shift



DDC_CLK & DATA level shift




TV CONN




緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: CRT/TV Connector	
Size: Document Number	Rev: -1
Volvi	
Date: Wednesday, April 18, 2007	Sheet 14 of 42




SB 0305



RTC circuitry




SB 0313 for EMI




	INTVRMEN
Enable	1
Disable	0

Placement Note:
Distance between the ICH-7 M and cap on the 'P' signal should be identical distance between the ICH-7 M and cap on the 'N' signal for same pair.

Place within 500 mils of ICH7ball1



Change to KI.80101.017



Open R for Dothan A step
Shunt for Dothan B step
& all Yonah.

Layout Note: R568 needs to be placed
within 2" of ICH7, R568 must be placed
within 2" of R169 w/o stub.













UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH7-M (1 of 4)**

Size: Document Number: _____ Rev: -1


Date: Wednesday, April 18, 2007 Sheet 15 of 42



GAP放在Dimm Door打開可量測處

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: ICH7-M (2 of 4)		
Size	Document Number	Rev
Date: Wednesday, April 18, 2007		Sheet 16 of 42



*Within a given well, VREF needs to be up before the corresponding 3.3V rail

Layout Note:
Place near ICH7


Layout Note:
Place near AB3

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	ICH7-M (3 of 4)	
Size	Document Number	Rev
Volvi		-1
Date: Wednesday, April 18, 2007	Sheet 17	of 42

U15E			
A4	VSS11	VSS198	P28
A23	VSS22	VSS199	R1
B1	VSS33	VSS100	R11
B8	VSS44	VSS101	R12
E11	VSS55	VSS102	R13
R14	VSS66	VSS103	R14
B17	VSS77	VSS104	R15
B20	VSS88	VSS105	R16
B28	VSS99	VSS106	R17
B28	VSS10	VSS107	R18
C2	VSS11	VSS108	T6
C6	VSS12	VSS109	T12
C27	VSS13	VSS110	T13
D10	VSS14	VSS111	T14
D13	VSS15	VSS112	T15
D18	VSS16	VSS113	T16
D21	VSS17	VSS114	T17
D24	VSS18	VSS115	U4
E1	VSS19	VSS116	U12
E2	VSS20	VSS117	U13
E4	VSS21	VSS118	U14
E8	VSS22	VSS119	U15
E16	VSS23	VSS120	U16
F3	VSS24	VSS121	U17
F4	VSS25	VSS122	U24
F5	VSS26	VSS123	U25
F12	VSS27	VSS124	U26
F27	VSS28	VSS125	V2
F28	VSS29	VSS126	V13
G1	VSS30	VSS127	V15
G2	VSS31	VSS128	V24
G5	VSS32	VSS129	V27
G6	VSS33	VSS130	V28
G9	VSS34	VSS131	W6
G14	VSS35	VSS132	W24
G18	VSS36	VSS133	W25
G21	VSS37	VSS134	W26
G24	VSS38	VSS135	Y3
G25	VSS39	VSS136	Y24
G26	VSS40	VSS137	Y27
H3	VSS41	VSS138	Y28
H4	VSS42	VSS139	AA1
H5	VSS43	VSS140	AA24
H24	VSS44	VSS141	AA25
H27	VSS45	VSS142	AA26
H28	VSS46	VSS143	AB4
J1	VSS47	VSS144	AB6
J6	VSS48	VSS145	AB11
J24	VSS49	VSS146	AB14
J25	VSS51	VSS148	AB16
J26	VSS52	VSS149	AB19
K24	VSS53	VSS150	AB21
K27	VSS54	VSS151	AB27
K28	VSS55	VSS152	AB28
L13	VSS56	VSS153	AC2
L15	VSS57	VSS154	AC5
L24	VSS58	VSS155	AC9
L25	VSS59	VSS156	AC11
L26	VSS60	VSS157	AD1
M3	VSS61	VSS158	AD3
M4	VSS62	VSS159	AD4
M5	VSS63	VSS160	AD7
M12	VSS64	VSS161	AD8
M13	VSS65	VSS162	AD11
M14	VSS66	VSS163	AD15
M15	VSS67	VSS164	AD19
M16	VSS68	VSS165	AD23
M17	VSS69	VSS166	AE2
M24	VSS70	VSS167	AE4
M27	VSS71	VSS168	AE8
M28	VSS72	VSS169	AE11
N1	VSS73	VSS170	AE13
N2	VSS74	VSS171	AE18
N5	VSS75	VSS172	AE21
N6	VSS76	VSS173	AE24
N11	VSS77	VSS174	AE25
N12	VSS78	VSS175	AE2
N13	VSS79	VSS176	AE4
N14	VSS80	VSS177	AF8
N15	VSS81	VSS178	AF11
N16	VSS82	VSS179	AF27
N17	VSS83	VSS180	AF28
N18	VSS84	VSS181	AG1
N24	VSS85	VSS182	AG3
N25	VSS86	VSS183	AG7
N26	VSS87	VSS184	AG11
P3	VSS88	VSS185	AG14
P4	VSS89	VSS186	AG17
P12	VSS90	VSS187	AG20
P13	VSS91	VSS188	AG25
P14	VSS92	VSS189	AH1
P15	VSS93	VSS190	AH3
P16	VSS94	VSS191	AH7
P17	VSS95	VSS192	AH12
P24	VSS96	VSS193	AH23
P27	VSS97	VSS194	AH27

ICH7-M-GP
71.ICH7M.00U




Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance

SMBUS




緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ICH7-M (4 of 4)			
Size	Document Number	Rev	-1
Volvi			
Date: Wednesday, April 18, 2007		Sheet	18 of 42







TEMP.	Digital Output Data Bits			
	Sign	MSB	LSB	EXT
+127.875	0	111	1111	111
+126.375	0	111	1110	011
+25.5	0	001	1001	100
+1.75	0	000	0001	110
+0.5	0	000	0000	100
+0.125	0	000	0000	001
-0.125	1	111	1111	111
-1.125	1	111	1110	111
-25.5	1	110	0110	100
-55.25	1	100	1000	110
-65.000	1	011	1111	000




SATA HD Connector

ODD Connector







Place PLLVDD/AVDDL CKT as close to chip as possible



UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title	BCM5787MKMLG	
Size	Document Number	Rev
A3	Volvi	-1
Date: Wednesday, April 18, 2007	Sheet 22	of 42

Voltage Rail	4401E	5789	5787
VDDIO_PCI	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDC	1D8V_LAN_S5	1D2V_LAN_S5	
VDDIO	3D3V_LAN_S5	3D3V_LAN_S5	
VESD	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDP	Don't Care	2D5V_S5	
3D3V_2D5V_S5	3D3V_S5	2D5V_S5	
1D8V_1D2V_S5	1D8V_LAN_S5	1D2V_S5	

LAN Connector




GIGA Lan Transformer



LAN Link: Green(A3), behavior is the same for 10/100/1000 bits
 LAN Data: Yellow(B2), when LAN is transferring data.

For EMI




- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.

DOC_TIP, DOC_RING, TIP, RING:
 W/S: 10/100 @ Surface layers
 10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6



UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN Connector**


Size A3 Document Number **Volvi** Rev **-1**

Date: Wednesday, April 18, 2007 Sheet 23 of 42

CLOSE TO TRANSFORMER

NOTE 1:
The Ferrite beads, FB1 & FB2,
are shown for reference.
The actual value, or even the
requirement, must be based on
post-layout testing.

NOTE 2:
These 1394 signals are high
speed differential pairs and
must be kept equal length
with a differential impedance
(Zo) of 110ohms.



16 PCI_AD[31..0]

16 PCI_C/BE#3
16 PCI_C/BE#2
16 PCI_C/BE#1
16 PCI_C/BE#0

3 PCLK_PCM
16 PCI_DEVSEL#
16 PCI_FRAME#
16 PCI_IRDY#
16 PCI_TRDY#
16 PCI_STOP#
16 PCI_PAR#
16 PCI_REQ#0
16 PCI_GNT#0

16.20.22.27 PCI_RST1#
16.30 PM_CLKRUN#

16 INT_PIRQ#
16 INTA#
16 INTB#
16 INTG#
16 REQ#

16 MEDIA_LED
16 TEST0
16 TEST1

IDSEL: AD22
INTA-->: INT_PIRQ#
GNT: PCI_GNT#0
REQ: PCI_REQ#0

UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.


Title: **OZ129T**

Size: Document Number: **Volvi** Rev: **-1**

Date: Wednesday, April 18, 2007 Sheet 24 of 42


1394 Connector

-1 0411 del L22 and L23



-1 0416


check with EMI, can change to 0 ohm



20mil


For SD/MS Card Power

-1 0413
+3VRUN_CARD discharging



-1 0413
change to DY

-1 0413 for EMI




-1 0413 for EMI

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title 1394 / CARD READER	
Size Document Number	Rev Volvi -1
Date Wednesday, April 18, 2007	
Sheet 25 of 42	

Put near graphic connector

NV SMBus
A(pin143&145) : VGA(CRT) / DOCK
B(pin218&220) : DVI
C(pin208&210) : HDMI / TPI / LVDS



Change to 20.F1032.230

Tahoe

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Graphic MXM CONN**




Size: A3 Document Number: **Volvi** Rev: -1

Date: Wednesday, April 18, 2007 Sheet 26 of 42





Mini Card Connector

NEWCARD Connector

Reserve the symbol for bottom side connector



SB 0312





UMA

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **MINI CARD / NEW CARD**

Size: Document Number: **Volvi** Rev: **-1**


Date: Wednesday, April 18, 2007 Sheet 27 of 42




-1 0411 Del D19, D20 and R218




AUDIO OP AMPLIFIER




LINE IN





Internal Microphone





Internal Speaker




MIC IN









Cover Up Switch




SCROLL KEY






SB 0306 Test Point




Check test point



Internal Keyboard CONN






UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
BIOS			
Size	Document Number	Rev	
A3	Volvi	-1	
Date: Wednesday, April 18, 2007		Sheet 32 of 42	



Aux Power

3D3V_AUX_S5




SB 0226 Del R458,R460,BC3 (SA)

SB 0216




Run Power



UMA


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title RUN POWER and 3D3V_AUX_S5	
Size	Document Number
Volvi	
Date: Wednesday, April 18, 2007	Rev -1
Sheet 33	of 42

**CPU_CORE
MAX8770**




**MAX8717
1D8V_S3 / 1D05V_S0**


2007.1.19




**TPS51100
DDR_VREF_S0**



**APL5912
1D5V_S0**




**MAX8744
5V_S5 / 3D3V_S5**




**APL5312
2D5V_S0**








Charger MAX8731A



UMA

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Power Block Diagram	
Size A3	Document Number Volvi
Date: Wednesday, April 18, 2007	Sheet 34 of 42



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

VCC CORE 2		Rev
Size A3	Document Number	Volvi
Date: Wednesday, April 18, 2007	Sheet 35	Rev -1

$I_d=13A$
 $Q_g=10-14nC$
 $R_{dson}=9.4-12m\Omega$


$I_d=14.5A$
 $Q_g=25-35nC$
 $R_{dson}=5.9-7.25m\Omega$

$I_d=14.5A$
 $Q_g=25-35nC$
 $R_{dson}=5.9-7.25m\Omega$

SB 0313 for EMI

$I_{omax}=44A, OCP>54A$

PANASONIC
330uF / 2V / V size
ESR=6mohm / Irripple=3.7A



**Imax=6A
OCP=9A**

**Imax=5A
OCP=7.5A**

	UMA
FEL	500K
LDO5	300K
REF	200K
GND	200K


UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **5V/3D3V**

Size A3 Document Number **Volvi** Rev **-1**

Date: Wednesday, April 18, 2007 Sheet 36 of 42



2007.3.12

**1D05V Iomax=6A
OCP>9A**

Vcal.=1.0715V
SANYO 330uF
2.5V ESR=9mOhm

2007.3.12

**1D8V Iomax=10A
OCP>15A**

Vcal.=1.815V

2007.3.12

Rs2 = L / DCR / Cs2

IND-1D5UH-23-GP
68.1R510.10K
R148 1KR2F-3-GP

2007.3.12

Rs1 = L / DCR / Cs1

NETSWAP 1.5uH
Irms=12A Isat=20A
DCR=7.5mOhm

SANYO 330uF
2.5V ESR=9mOhm

IND-1D5UH-34-GP
68.1R510.10J
R174 1K33R2F-GP

2007.3.12

Ra
R149 75R2F-GP

Rb
R150 10KR2F-2-GP

Vout=(1+Ra/Rb)*1

2007.3.12

Rc
R177 8K06R2F-GP

Rd
R180 10KR2F-2-GP

Vout=[1+(Rc/Rd)]*1

2007.3.12

R171 180KR2F-GP
R154 22KR2F-GP
R173 100KR2F-L1-GP
R153 100KR2F-L1-GP

VILIM = 0.5V-2.0V
Output Current =
ILIM / 10 / LDCR - di/2


2007.3.12

SKIP
VCC=Force PWM
REF=Low noise
GND=Pulse Skipping

R167 0R3-0-U-GP
R164 0R3-0-U-GP
R163 0R3-0-U-GP
R166 0R0603-PAD
R161 0R3-0-U-GP

2007.3.12

FSET
GND f = 200KHz
REF f = 300KHz
VCC f = 500KHz




UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
APW5912_1D5V		
Size	Document Number	Rev
	Volvi	-1
Date: Wednesday, April 18, 2007		
Sheet 38 of 42		


0D9V_S3
Iomax=0.5A




2D5V
Iomax=130mA



UMA

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
2D5V / 0D9V	
Size B	Document Number Volvi
Date: Wednesday, April 18, 2007	Rev -1





Adaptor In Soft-Start Circuit

Need Check MAXIM Sming Use MAX8731 or MAX8731A

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CHARGER MAX8731	
File	
Size A3	Document Number
Date: Wednesday, April 18, 2007	Sheet 40 of 42
Volvi	
Rev -1	

Adaptor in to generate DCBATOUT









UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






Title: **AD/BATT CONN**

Size: A3 Document Number: **Volvi** Rev: **-1**


Date: Wednesday, April 18, 2007 Sheet 41 of 42







SB 0312 for EMI



-1 0417 for EMI



UMA DY



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/Spring/Boss**

Size: Document Number: **Volvi** Rev: **-1**

Date: Wednesday, April 18, 2007 Sheet 42 of 42