


# ZU1 SYSTEM BLOCK DIAGRAM

| PCI DEVICE | IDSEL# | REQ# / GNT#   | Interrupts | CLOCK      |
|------------|--------|---------------|------------|------------|
| CB1410     | AD17   | REQ0# / GNT0# | INTA#      | CK505/PCI1 |
| MR510      | AD18   | REQ1# / GNT1# | INTB#      | CK505/PCI0 |
| TIAB23     | AD25   | REQ2# / GNT2# | INTE#      | CK505/PCI2 |





- A1A (11/2): (1) Re-name. (2) Gerber out
- B1C (11/29): Gerber out
- C2A (12/28): Gerber out
- D3A (2/12): Gerber out
- E3A (4/2): Gerber out


**PROJECT : ZU1**  
**Quanta Computer Inc.**

|   |                      |     |
|---|----------------------|-----|
| Size  | Document Number      | Rev |
|   | <b>Block Diagram</b> | 3B  |
| Date: Tuesday, April 10, 2007 Sheet 1 of 39 |                      |     |

# Clock Generator




## Clock Gen I2C



| Pin | Active | Control signal |
|-----|--------|----------------|
| 32  | Low    | SRC9/#9        |
| 33  | Low    | SRC10/#10      |


A1A: (9/24) Base on above table, SWAP SRC3 and SRC9




A1A: (9/24) Add PCIE\_CLKREQ# PU to +3V

C2A: (12/12) change from +1.05V to +1.25V. Because VDD\_IO will drop out when high loading

## Clock Gen Differential IO power




## CPU Clock select



### BSEL Frequency Select Table

| FSC | FSB | FSA | Frequency |
|-----|-----|-----|-----------|
| 0   | 0   | 0   | 266Mhz    |
| 0   | 0   | 1   | 133Mhz    |
| 0   | 1   | 1   | 166Mhz    |
| 0   | 1   | 0   | 200Mhz    |
| 1   | 1   | 0   | 400Mhz    |
| 1   | 1   | 1   | Reserved  |
| 1   | 0   | 1   | 100Mhz    |
| 1   | 0   | 0   | 333Mhz    |

C2A: (12/10) no stuff R179, R198, R447 for auto CPU frequency selection (follow ZD1, Z01)




## PROJECT : ZU1


### Quanta Computer Inc.

|       |                         |               |
|-------|-------------------------|---------------|
| Size  | Document Number         | Rev           |
|       | <b>CLK_GEN/CK505</b>    | <b>3B</b>     |
| Date: | Tuesday, April 10, 2007 | Sheet 2 of 39 |


# CPU(HOST)




# CPU Thermal monitor




# CPU FAN



# PU/PD (ITP700)



# Thermal Trip




**PROJECT : ZU1**  
**Quanta Computer Inc.**


Size: \_\_\_\_\_ Document Number: \_\_\_\_\_ Rev: 3B  
**CPU(1 of 2)/FAN/Thermal**

Date: Tuesday, April 10, 2007 Sheet 3 of 39


# CPU(Power)



DESIGN GUIDE  
CHANGE FROM 22UF \*20 TO 10UF \*32



<Check list>  
Option1:330U\*6(ESR=1.5m ohm aggregate , ESL=0.8nH/6) and 22U\*20(ESR=3mohm typ/20 , ESL=0.6nH/20)  
Option2:330U\*6(ESR=1.5m ohm aggregate , ESL=1.8nH/6) and 22U\*32(ESR=3mohm typ/32 , ESL=0.6nH/32)



<REV.NO. 0.5/REF.NO.19343>  
Ivcc Max 52A  
Ivccp Max 6A(VCCP supply before Vcc stable)  
Max 2A(VCCP supply after Vcc stable)  
Ivcca Max 130mA

<CRB>  
R for test only

<Check list>  
C280  
330U\_7343  
ESR=12m ohm


<CRB>  
.01U near to B26 ball

<Demo board>  
Routing 27.4ohm with 50mils spacing  
PU/PD near to CPU 1"


| U30D |          |      |
|------|----------|------|
| A4   | VSS[001] | P6   |
| A8   | VSS[002] | P24  |
| A11  | VSS[003] | P24  |
| A14  | VSS[004] | R2   |
| A16  | VSS[005] | R5   |
| A19  | VSS[006] | R22  |
| A23  | VSS[007] | R25  |
| AF2  | VSS[008] | T1   |
| B6   | VSS[009] | T4   |
| B8   | VSS[010] | T23  |
| B11  | VSS[011] | T26  |
| B13  | VSS[012] | U3   |
| B16  | VSS[013] | U6   |
| B19  | VSS[014] | U21  |
| B21  | VSS[015] | U24  |
| B24  | VSS[016] | V2   |
| C5   | VSS[017] | V5   |
| C8   | VSS[018] | V22  |
| C11  | VSS[019] | V25  |
| C14  | VSS[020] | W1   |
| C16  | VSS[021] | W2   |
| C19  | VSS[022] | W23  |
| C2   | VSS[023] | W26  |
| C22  | VSS[024] | Y3   |
| C25  | VSS[025] | Y6   |
| D1   | VSS[026] | Y21  |
| D4   | VSS[027] | Y24  |
| D8   | VSS[028] | AA2  |
| D11  | VSS[029] | AA5  |
| D13  | VSS[030] | AA8  |
| D16  | VSS[031] | AA11 |
| D19  | VSS[032] | AA14 |
| D23  | VSS[033] | AA16 |
| D26  | VSS[034] | AA19 |
| E3   | VSS[035] | AA22 |
| E6   | VSS[036] | AA25 |
| E8   | VSS[037] | AB1  |
| E11  | VSS[038] | AB4  |
| E14  | VSS[039] | AB8  |
| E16  | VSS[040] | AB11 |
| E19  | VSS[041] | AB13 |
| E21  | VSS[042] | AB16 |
| E24  | VSS[043] | AB19 |
| F5   | VSS[044] | AB23 |
| F8   | VSS[045] | AB26 |
| F11  | VSS[046] | AC3  |
| F13  | VSS[047] | AC6  |
| F16  | VSS[048] | AC8  |
| F19  | VSS[049] | AC11 |
| F2   | VSS[050] | AC14 |
| F22  | VSS[051] | AC16 |
| F25  | VSS[052] | AC19 |
| G1   | VSS[053] | AC21 |
| G4   | VSS[054] | AC24 |
| G23  | VSS[055] | AD2  |
| G26  | VSS[056] | AD5  |
| H3   | VSS[057] | AD8  |
| H6   | VSS[058] | AD11 |
| H21  | VSS[059] | AD13 |
| H24  | VSS[060] | AD16 |
| J5   | VSS[061] | AD19 |
| J22  | VSS[062] | AD25 |
| J25  | VSS[063] | AE4  |
| J25  | VSS[064] | AE1  |
| K1   | VSS[065] | AE4  |
| K4   | VSS[066] | AE8  |
| K23  | VSS[067] | AE11 |
| K26  | VSS[068] | AE14 |
| L3   | VSS[069] | AE16 |
| L6   | VSS[070] | AE19 |
| L21  | VSS[071] | AE23 |
| L24  | VSS[072] | AE26 |
| M2   | VSS[073] | A2   |
| M5   | VSS[074] | AF6  |
| M22  | VSS[075] | AF8  |
| M25  | VSS[076] | AF11 |
| N1   | VSS[077] | AF13 |
| N4   | VSS[078] | AF16 |
| N23  | VSS[079] | AF19 |
| N26  | VSS[080] | AF21 |
| P3   | VSS[081] | A25  |
|      | VSS[163] | AE25 |

Merom Ball-out Rev 1a

Merom Ball-out Rev 1a



A1A: (9/20) remove R74 (0 ohm)




**PROJECT : ZU1**  
**Quanta Computer Inc.**

|       |   |                  |
|-------|---|------------------|
| Size  | Document Number<br><b>GMCH HOST(1 of 7)</b> | Rev<br><b>3B</b> |
| Date: | Tuesday, April 10, 2007                     | Sheet 5 of 39    |





# NB(Memory controller)





CRESTLINE\_1p0

**PROJECT : ZU1**  
**Quanta Computer Inc.**

|       |                         |               |
|-------|-------------------------|---------------|
| Size  | Document Number         | Rev           |
|       | <b>MCH DDR(3 of 7)</b>  | <b>3B</b>     |
| Date: | Tuesday, April 10, 2007 | Sheet 7 of 39 |

# NB(Power-1)





## PROJECT : ZU1

### Quanta Computer Inc.


|       |                         |               |
|-------|-------------------------|---------------|
| Size  | Document Number         | Rev           |
|       | GMCH Power-1(4 of 7)    | 3B            |
| Date: | Tuesday, April 10, 2007 | Sheet 8 of 39 |


C2A: (12/12) Change Crestline VCC\_AXM to 1.25V, reference to SR ww48 MoM, reserved 0 ohm resistor (R576)

C2A: (12/12) Change Crestline VCC\_AXM from +1.25V to +1.05V, reserved 0 ohm resistor (R578)









|   |                         |       |                             |           |
|---|-------------------------|-------|-----------------------------|-----------|
|  <b>PROJECT : ZU1</b><br><b>Quanta Computer Inc.</b> |                         | Size  | Document Number             | Rev       |
|   |                         |       | <b>GMCH Power-3(6 of 7)</b> | <b>3B</b> |
| Date:   | Tuesday, April 10, 2007 | Sheet | 10 of 39                    |           |

**Strap table**


All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal  
 CFG[17:3] Have internal Pull-up  
 CFG[18:19] Have internal Pull-down  
 Any CFG signal strapping option not list below should be left NC Pin

| Pin Name      | Strap description                  | Configuration  |
|---------------|------------------------------------|--|
| CFG[2:0]      | FSB Frequency Select               | 010 = FSB 800MHz<br>011 = FSB 667MHz   |
| CFG[4:3]      | Reserved                           |  |
| CFG5          | DMI X2 Select                      | 0 = DMI X2<br>1 = DMI X4(Default)  |
| CFG6          | Reserved                           |  |
| CFG7          | CPU Strap                          | 0 = Reserved<br>1 = Mobile CPU(Default)  |
| CFG8          | Low power PCI Express              | 0 = Normal mode<br>1 = Low Power mode  |
| CFG9          | PCI Express Graphics Lane Reversal | 0 = Reverse Lanes<br>1 = Normal operation(Default)   |
| CFG[11:10]    | Reserved                           |  |
| CFG[13:12]    | XOR/ALLZ                           | 00 = Reserved<br>01 = XOR Mode Enable<br>10 = All-Z Mode Enabled<br>11 = Normal operation(Default)                   |
| CFG[15:14]    | Reserved                           |  |
| CFG16         | FSB Dynamic ODT                    | 0 = Dynamic ODT disable<br>1 = Dynamic ODT Enable(Default)   |
| CFG[18:17]    | Reserved                           |  |
| SDVO_CTRLDATA | SDVO Present                       | 0 = No SDVO Card present(Default)<br>1 = SDVO Card Present   |
| CFG19         | DMI Lane Reversal                  | 0 = Normal operation(Default)<br>1 = Reverse Lanes   |
| CFG20         | SDVO/PCIE concurrent               | 0 = Only SDVO or PCIE x1 is operation(Default)<br>1 = SDVO and PCIE x1 are operating simultaneously via the PEG port |






**XOR /AllZ /Clock Un-gating**

| MCH_CFG_12 | MCH_CFG_13 | Configuration             |
|------------|------------|---------------------------|
| 0          | 0          | Clock gating disable      |
| 0          | 1          | XOR Mode Enable           |
| 1          | 0          | ALL-z Mode Enable         |
| 1          | 1          | Normal operation(Default) |




**SDVO Present**  
 Strap define at External DVI control page




|       |                           |                |
|-------|---------------------------|----------------|
| Size  | Document Number           | Rev            |
|       | <b>GMCH Strap(7 of 7)</b> | 3B             |
| Date: | Tuesday, April 10, 2007   | Sheet 11 of 39 |

DDRII A CHANNEL





M\_A A[13..0] M\_A\_A[13..0] 7,13  
 M\_B A[13..0] M\_B\_A[13..0] 7,13

DDRII B CHANNEL



Place one cap close to every 2 pull-up resistor terminated to SMDDR\_VTERM



INTEL FAE (08/17)  
 ADD MA14 FOR DUAL LAYERS RAM






Diagram showing the addition of resistors R144 and R135 (56.4) for dual layers RAM, connected to the SMDDR\_VTERM pin. The signals M\_A\_A14 and M\_B\_A14 are shown.

**PROJECT : ZU1**  
**Quanta Computer Inc.**

|       |                         |                |
|-------|-------------------------|----------------|
| Size  | Document Number         | Rev            |
|       | <b>DDR RES. ARRAY</b>   | 3B             |
| Date: | Tuesday, April 10, 2007 | Sheet 12 of 39 |












### SATA Disable



- Connect to GND: SATA[2:0]Rxp/n, SATARBIAS, SATARBIAS#, SATA\_CLKP, SATACLKN
- NC: SATA[2:0]Txp/n, SATALED#
- VccSATAPLL should be connected directly to Vcc1\_5. Filter cap are not required
- BIOS disable




# SB-PCIE/USB/DMI



# SB-PCI









## PROJECT : ZU1

### Quanta Computer Inc.






|       |                               |                |
|-------|-------------------------------|----------------|
| Size  | Document Number               | Rev            |
|       | <b>IC8M PCIE(2 of 4) BIOS</b> | <b>3B</b>      |
| Date: | Tuesday, April 10, 2007       | Sheet 15 of 39 |

# SB-GPIO


D3A: (1/31) ASP issue: when iAMT is not implemented, ICH8M SMBUS and SMLINK should be connected together to support slave mode. Connect SMLINK0 to SMBCLK and SMLINK1 to SMBDATA (Add R474, R475 for debug use).  
 A1A: (9/29) no support iAMT, remove SMB\_CLK\_ME, SMB\_DATA\_ME



| Board ID     | ID3 | ID2 | ID1 | ID0 |
|--------------|-----|-----|-----|-----|
| With EZ Dock | 0   | 0   | 0   | 0   |
| W/O EZ Dock  | 0   | 0   | 0   | 1   |
| RSV          | 0   | 0   | 1   | 0   |
| RSV          | 0   | 0   | 1   | 1   |
| RSV          | 0   | 1   | 0   | 0   |



C2A: (12/12) Intel Suggest : ICH8M GPIO20 should not be pulled HIGH. Remove BOARD\_ID3 circuit (remove R474, R475)




| U32E    | VSS1000 | K7  |
|---------|---------|-----|
| A23     | VSS1001 | L1  |
| A5      | VSS1002 | L10 |
| AA2     | VSS1003 | L13 |
| AA7     | VSS1004 | L16 |
| A25     | VSS1005 | L26 |
| AB1     | VSS1006 | L27 |
| AB24    | VSS1007 | L4  |
| AC11    | VSS1008 | L5  |
| AC12    | VSS1009 | M12 |
| AC25    | VSS1010 | M13 |
| AC26    | VSS1011 | M14 |
| AC27    | VSS1012 | M15 |
| AD17    | VSS1013 | M16 |
| AD20    | VSS1014 | M17 |
| AD28    | VSS1015 | M22 |
| AD29    | VSS1016 | M28 |
| AD3     | VSS1017 | M29 |
| AD4     | VSS1018 | M3  |
| AD6     | VSS1019 | M11 |
| AE1     | VSS1020 | M12 |
| AE12    | VSS1021 | M13 |
| AE2     | VSS1022 | M14 |
| AE22    | VSS1023 | M15 |
| VSS1024 | VSS1024 | M16 |
| AE25    | VSS1025 | M17 |
| AE5     | VSS1026 | M18 |
| AE6     | VSS1027 | M19 |
| AE9     | VSS1028 | M20 |
| AF14    | VSS1029 | M21 |
| AF16    | VSS1030 | M22 |
| AF18    | VSS1031 | M23 |
| AF3     | VSS1032 | M24 |
| AF4     | VSS1033 | M25 |
| AG5     | VSS1034 | M26 |
| AG6     | VSS1035 | M27 |
| AH10    | VSS1036 | M28 |
| AH13    | VSS1037 | M29 |
| AH16    | VSS1038 | M30 |
| AH19    | VSS1039 | M31 |
| AH2     | VSS1040 | M32 |
| AH22    | VSS1041 | M33 |
| AH24    | VSS1042 | M34 |
| AH26    | VSS1043 | M35 |
| AH3     | VSS1044 | M36 |
| AH4     | VSS1045 | M37 |
| AH8     | VSS1046 | M38 |
| AJ5     | VSS1047 | M39 |
| B11     | VSS1048 | M40 |
| B14     | VSS1049 | M41 |
| B17     | VSS1050 | M42 |
| B2      | VSS1051 | M43 |
| B20     | VSS1052 | M44 |
| B22     | VSS1053 | M45 |
| B24     | VSS1054 | M46 |
| B8      | VSS1055 | M47 |
| C24     | VSS1056 | M48 |
| C26     | VSS1057 | M49 |
| C27     | VSS1058 | M50 |
| C6      | VSS1059 | M51 |
| D12     | VSS1060 | M52 |
| D13     | VSS1061 | M53 |
| D18     | VSS1062 | M54 |
| D2      | VSS1063 | M55 |
| E21     | VSS1064 | M56 |
| E4      | VSS1065 | M57 |
| E4      | VSS1066 | M58 |
| E9      | VSS1067 | M59 |
| F15     | VSS1068 | M60 |
| F21     | VSS1069 | M61 |
| F28     | VSS1070 | M62 |
| F29     | VSS1071 | M63 |
| F7      | VSS1072 | M64 |
| G1      | VSS1073 | M65 |
| G2      | VSS1074 | M66 |
| G10     | VSS1075 | M67 |
| G13     | VSS1076 | M68 |
| G19     | VSS1077 | M69 |
| G23     | VSS1078 | M70 |
| G25     | VSS1079 | M71 |
| G26     | VSS1080 | M72 |
| G27     | VSS1081 | M73 |
| H25     | VSS1082 | M74 |
| H28     | VSS1083 | M75 |
| H29     | VSS1084 | M76 |
| H3      | VSS1085 | M77 |
| H6      | VSS1086 | M78 |
| J1      | VSS1087 | M79 |
| J26     | VSS1088 | M80 |
| J27     | VSS1089 | M81 |
| J28     | VSS1090 | M82 |
| J4      | VSS1091 | M83 |
| J5      | VSS1092 | M84 |
| K23     | VSS1093 | M85 |
| K29     | VSS1094 | M86 |
| K28     | VSS1095 | M87 |
| K3      | VSS1096 | M88 |
| K6      | VSS1097 | M89 |
| K3      | VSS1098 | M90 |
| K6      | VSS1099 | M91 |
| K3      | VSS1100 | M92 |






# CRT Select




| SEL  | FUNCTION |
|------|----------|
| LOW  | IN_0     |
| HIGH | IN_1     |

# CRT CONNECTOR AND ESD




|   |               |
|---|---------------|
| 6 | INT_HSYNC     |
| 6 | INT_VSYNC     |
| 6 | INT_CRT_DDCLK |
| 6 | INT_CRT_DDCLK |


**LVDS**




**CAMERA MODULE**




**TV Out (SVHS) MiniDIN 7-pin**




**MR Sensor**







AS->Address Select (Internal pull-up)  
 This pin determines the serial port address of the device (0,1,1,1,0,0,AS\*,0).  
 When AS is low the address is 72h, when high the address is 70h.




A1A: (9/21) Change R51,R56 value from 2.2k to 4.7k.  
 (FAE suggest R value from 4K-9K)  
 C2A: (12/12) Follow Intel New Guideline (MoW 48 update)  
 Change R51,R56 from 4.7k to 3.9k ohm  
 D3A: (2/6)  
 change R51,R56 from 3.9k(CS23902FB14) to 4.7k(CS24702JB38).  
 fix ZUI docking sometimes can't detect DVI device issue




C2A: (12/12) Intel suggest: Add hotplug circuit to DVI\_DET (follow ZC1)

D3A: (1/30) remove U13,R68,R75,R73,C98  
 1/16 confirm with CHRONTEL FAE,  
 he said we can remove CH9901 (U13),  
 If ZUI need support HDCP,  
 just need change controller from CH7307 to CH7313.  
 CH7313 already integrated HDCP function, no need external EEPROM.

C2A: (12/22) confirm with FAE ->  
 Due to Intel VBIOS already integrate the EEPROM function.  
 ZUI will remove the U11,R57,R52,C109 to save layout space.



<OrgName>  
 <OrgAddr>  
 <OrgAddr3>  
 <OrgAddr4>



**PROJECT : ZU1**  
**Quanta Computer Inc.**


|       |                            |                |
|-------|----------------------------|----------------|
| Size  | Document Number            | Rev            |
|       | <b>PCMCIA (ENE CB1410)</b> | <b>3B</b>      |
| Date: | Tuesday, April 10, 2007    | Sheet 22 of 39 |






Main Source:TTN DFHD36MR000  
 2nd Source:NorthStar DFHS36FR003


+3V\_CRVCC




TTN\_R015-210-LM




A1A:(9/26) For EMI solution (close to socket)




A1A:(9/26) For EMI solution (close to socket)




A1A:(9/26) For EMI solution (close to socket)




23 XDPWREN#MSPWREN# R537 0.4  
 23 SDPWREN33# R536 0.4



A1A:(9/22) Change PCMCIA CONN (follow BHI)




A1A:(9/26) PU MSINX# to +3V




A1A:(9/26)Change C593 from 0.1u to 10uF  
 A1A:(9/28)EMI suggest add C587 0.1uF

**PROJECT : ZU1**  
**Quanta Computer Inc.**

|       |                                      |                |
|-------|--------------------------------------|----------------|
| Size  | Document Number                      | Rev            |
|       | <b>CARD Reader &amp; PCMCIA SLOT</b> | <b>3B</b>      |
| Date: | Tuesday, April 10, 2007              | Sheet 24 of 39 |




A1A(10/24):change P/N and footprint to 1394-020115FR0046X012L-4P-H  
 A1A(10/25):change footprint to 1394-020115FR0046S182L-4P-V




|             |   |           |    |
|-------------|---|-----------|----|
| L1394 TPB2+ | 3 | 1394TPAP1 | 33 |
| L1394 TPB2+ | 4 | 1394TPAN1 | 33 |
| L1394 TPB2+ | 5 | 1394TPBP1 | 33 |
| L1394 TPB2+ | 6 | 1394TPBN1 | 33 |

|      |     |           |    |
|------|-----|-----------|----|
| R277 | 0.6 | 1394TPAP0 | 33 |
| R276 | 0.6 | 1394TPAN0 | 33 |
| R275 | 0.6 | 1394TPBP0 | 33 |
| R274 | 0.6 | 1394TPBN0 | 33 |

**SATA HDD**




**PATA ODD**




**PROJECT : ZU1**  
**Quanta Computer Inc.**

|       |                                |                |
|-------|--------------------------------|----------------|
| Size  | Document Number                | Rev            |
|       | <b>SATA-HDD &amp; PATA-ODD</b> | <b>3B</b>      |
| Date: | Tuesday, April 10, 2007        | Sheet 26 of 39 |


**MINI-Card**



**BLUETOOTH MODULE CONNECTOR**



**USB CONN**




**PROJECT : ZU1**  
**Quanta Computer Inc.**


|       |                         |                |
|-------|-------------------------|----------------|
| Size  | Document Number         | Rev            |
|       | Mini card/USB/Bluetooth | 3B             |
| Date: | Tuesday, April 10, 2007 | Sheet 27 of 39 |

A1A: (9/16) Change from WPC8769 to WPC8763


A1A: (9/25) place the above capacitors as close to the pins as possible



08/10 FAE: SMI DOESN'T NEED DIODE



FOLLOW INTEL ME-EC INTERFACE SPECIFICATION. 2ND\_SMB IS DEDICATED FOR ICH8 CONTROLLER LINK BUS.



A1A: (9/25) FAE: PUT Y6 with EC in the same side

A1A: (9/27) change C130, C131 from 6.5p to 5.5p

C2A: (12/26) Base on vendor-FCE suggestion, change C130/C131 from CH-56067B01 (5.5p) to CH010063B01 (10p)


A1A: (9/26) Add HWPG\_CPU10

C2A: (12/25) Steven: D16 not necessary if 3V/5V fail, EC can't work. This monitor circuit is't necessary.

E3A: (3/16) PE request move D15-D18 location for FFC cable issue. Remove D16 footprint and net (HWPG\_3VPCU) to save layout space.

A1A: (9/25) change VBAT from +3VPCU to +A3VPCU

1/13 Confirm by vendor mail: VDD must power up after VCC/AVCC



A1A: (9/26) Add it. Capacitors as close to EC as possible

E3A: (3/15) ICNMT connect to EC pin 10 (AD pin for power control), reserve R570 0ohm for debug use


B1C: (10/20) SWAP GPIO1 & GPIO2 (follow EC team)

A1A: (9/29) SWAP GPIO3 & GPIO6 (follow EC team)

A1A: (9/26) Remove BL/CF

A1A: (9/26) Remove BL/CF


08/10 FAE: ADD TP FOR DEBUG



0-AVCC power for DA pin power reference

08/14 FAE: Please connect VREF (uRider pin104) to +A3VPCU instead of +3VPCU.

**DEBUG PORTS**




B1C: (11/28) change CN10/pin1 from +3V to +3VPCU

A1A: (10/5): Change LPC debug CONN to DFPC10FR103

E3A: (3/22) confirm with BIOS-CM, no need LPC debug CONN, Remove CN6, R432 footprint to save space for layout.


**SM BUS PU**



**I/O ADDRESS SETTING**

| I/O Address |                    |       |
|-------------|--------------------|-------|
| BADDR1-0    | Index              | Data  |
| 0 0         | XOR TREE TEST MODE |       |
| 0 1         | CORE DEFINED       |       |
| 1 0         | 2Eh                | 2Fh   |
| 1 1         | 164Eh              | 164Fh |


SHBM=0: Enable shared memory with host BIOS




1/13 Confirm by vendor mail: Disabled (1) if using FWH device on LPC. Enabled (0) if using SPI flash for both system BIOS and EC firmware

**ACER ID**

A1A: (9/29) change from MBCLK/MBDATA to 2ND\_MBCLK/2ND\_MBDATA




**SPI FLASH**



1/13 Confirm by vendor mail: If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)

**BUTTON ON KEYBOARD MATRIX**




**INTERNAL KEYBOARD STRIP SET**



**PROJECT : ZU1**  
**Quanta Computer Inc.**


|       |                             |                |
|-------|-----------------------------|----------------|
| Size  | Document Number             | Rev            |
|       | <b>EC (PC8763LDG) FLASH</b> | <b>3B</b>      |
| Date: | Tuesday, April 10, 2007     | Sheet 28 of 39 |

**INT K/B**




A1A: (9/26) Refer to ZH3, change K/B matrix

**LED**




B1C: (11/27) Base on ME request, refer to ZH3, change LED type  
 B1C: (11/28) Base on ME request, change LED type  
 D3A: (1/24) Base on SMT-ME request, change LED type to 2 in 1  
 D3A: (3/16) Change LED2, LED3 type base on ME request, Add R800, R801  
 E3A: (3/30) ESD issue, change LED type (follow B stage)



A1A: (10/30) no stuff (ZUI no support EMAIL LED)  
 E3A: (3/30) Remove Q27, R1 footprint to save space for layout  
 ZUI no support E-Mail LED


**Function Board**




A1A: (9/27) Add Function Board CONN (14pin)  
 A1A: (10/30) add +3V for Daughter Board use

| Keyboard Matrix | Button            |
|-----------------|-------------------|
| MX0/MY16        | acer EAP Button   |
| MX1/MY16        | acer EMAIL Button |
| MX2/MY16        | acer WWW Button   |
| MX3/MY16        | acer EPM Button   |
| MX4/MY16        | WIRELESS Button   |
| MX5/MY16        | BLUETOOTH Button  |

**TOUCH PAD**




**Finger Printer**




A1A: (10/30) remove 22pF\*2

**LED Board**




A1A: (9/27) Add LED Board CONN (10pin)  
 E3A: (3/30) change ESD protect Diode location from LED/B to MB (Add D3)  
 A1A: (10/26) Add SUSLED#





A1A: (9/24) change SW CONN (follow ZC3)  
 D3A: (1/29) remove SW1, add G2 footprint

A1A: (10/30) Reserved LED for debug use








# NS SIO PC87383




C2A: (12/28) change Hole17 type to improve thermal issue, (change footprint to H-C276D94N-4)

## HOLE




D3A: (2/2) change Hole9 footprint

C2A: (12/22) change Hole20 footprint to h-c276i134d94p2




## NS PC87383



A1A: (9/20) PPT PU 4.7k circuit exist in Docking, remove it.




C2A: (12/12) Intel suggest: All LPC devices support LPCPD# protocol, stuff D7.




## EMI Cap


A1A: (10/19) EMI suggest : Add the VIN power shape bypass cap 0.1uF x 10pcs  
Add the +3VPCU power traces bypass cap 0.1uF x 3pcs



## FIR




E3A: (3/14) Remove PAD18 (SMT C-test open issue)  
E3A: (3/14) ME request, change EMI Spring from FDTA1003014 to FDZU1002010  
D3A: (2/14) EMI request add two of clip (FDTA1003014) in PAD17 and PAD19 for EMI issue




C2A: (12/22) EMI suggest add three clip to contact with CPU cooler's fins (PAD23,24,25)


## ESDPad




C2A: (12/22) Add three PAD per ME request (fix wire)  
D3A: (12/3) change PAD20, PAD21, PAD22 footprint  
D3A: (2/12) Add PAD20, PAD21, PAD22 P/W (FDZU1001010)




# CODEC (ALC268)



# LINE OUT Amplifier



# MDC



**PROJECT : ZU1**  
**Quanta Computer Inc.**

|                              |                         |                |
|------------------------------|-------------------------|----------------|
| Size                         | Document Number         | Rev            |
| <b>AUDIO(ALC268)/AMP/MDC</b> |                         | <b>3B</b>      |
| Date:                        | Tuesday, April 16, 2007 | Sheet 31 of 39 |














B1C: (11/30) T211 Power sequence issue  
 (1) change PR134 from 0 ohm to 47k ohm.  
 (2) stuff C448 0.1uF

A1A: (10/18) Reserve .1uF


A1A: (10/2) change from +5VSUS to +5V\_S5


**PQ33 Change from AOL1414 to FDS8884 (BAM88840006)**  
**PQ34 Change from AOL1412 to FDS6690AS (BAM66900022)**

**PR8 Change from 6.65K(CS26653F911) to 15K(CS31503F939)**






**PR9 Change from 20K to 11K (CS31103F926)**

B1C: (11/29) Change PR8 from 20K(CS32003F933) to 6.65K ohm (CS26653F911)


|   |                         |                          |                 |     |
|---|-------------------------|--------------------------|-----------------|-----|
|  <b>PROJECT : ZU1</b><br><b>Quanta Computer Inc.</b> |                         | Size                     | Document Number | Rev |
|   |                         | <b>VTT 1.05V (SC411)</b> |                 | 3B  |
| Date:   | Tuesday, April 10, 2007 | Sheet                    | 36 of 39        |     |




A1A(10/5): Remove +1.8V circuit



A1A(10/5): Remove +1.8V  
 A1A(10/25): Add +1.25V discharge circuit





A1A: (9/27) change CONN (Follow 2H2)

3/19 Change PR42 from 18\_6 to 20\_6  
3/19 Add PR120 2.2\_6

3/19 Change PR51 from 2.2\_6 to 20\_6  
3/19 Add PR154 20\_6  
3/19 Change PC34 from 1U\_8 to 47N\_6

3/19 NC PR54 , PR56

3/19 Add fuse

3/19 Add fuse

3/19 Add PR17  
3/19 Add PC14

PL15 Change from 2R2 to 4R7(DC-4775M001)  
PR135 Change from 0.02 to 0.03(CS+0308FL00)

B1C: (11/29) Change PR135 from 0.03 (CS+0308FL00) to 0.02 (CS+0208GL17)

D3A: (2/2) Andy: change PR54, PR56 from M to stuff

ADP WATT monitor output  
For 62W setting. Vicm will 1.3V

Change PR5 from 10K to 100K (CS41003F932)  
ADD PR152 and NC.


Change PC19 from 3.9n to 10n (CH31003KB11)  
Change PC15 from 3.3n to 6.8n (CH26804KB18)  
Change PR20 from 18K/F to 13K/F (CS31302FB19)

B1C: (11/29) Change PC19 from 0.01u (CH31003KB11) to 3.9n (CH23904KB13)  
B1C: (11/29) Change PC15 from 0.01u (CH31003KB11) to 3.3n (CH23306B16)  
B1C: (11/29) Change PR20 from 3.3K (CS23302FB12) to 18K (CS31802FB09)  
B1D: (12/09) Change PR20 from 0402 (CS31802FB09) to 0603 (CS31803FB13)

CELL-SET = Hi ----> Cells = VDD ---->4S  
CELL-SET = Low ----> Cells = GND ---->3S


**PROJECT : ZU1**  
**Quanta Computer Inc.**

|       |                          |                |
|-------|--------------------------|----------------|
| Size  | Document Number          | Rev            |
|       | <b>Charger (ISL6251)</b> | 3B             |
| Date: | Tuesday, April 10, 2007  | Sheet 39 of 39 |



ZU1 Power Table

SLP\_S3#(SUSB#):  
 Control non-critical power plane when system into S3(Suspend to RAM)/S4(Suspend to Disk)/S5(Soft off).  
 SLP\_S4#(SUSC#):  
 Control non-critical power plane when system into S4(Suspend to Disk)/S5(Soft off).Used to control DRAM power



ZUI Power Sequence




| Item: | Fixed Issue               | Modify List:   | Schematic Rev. | Page |
|-------|---------------------------|--|----------------|------|
| 1     | CPU Clock select issue    | Stuff R179,R198,R447 for CPU Clock select issue  | A1A            | 2    |
| 2     | PCI Clock issue           | change R186 value from 33ohm to 22 ohm (refer to Intel check list 1.301)                             | A1A            | 2    |
| 3     | CK505 issue               | ICS FAE suggest to change C542,C287 from 4.7u to 10u   | A1A            | 2    |
| 4     | EMI issue                 | EMI suggest to reserve R436,R199,R444 for EMI test   | A1A            | 2    |
| 5     | CK505 issue               | Add PCIE_CLKREQ# PU to +3v   | A1A            | 2    |
| 6     | CK505 issue               | SWAP SRC3 and SRC9   | A1A            | 2    |
| 7     | CK505 issue               | Add PCIE_CLKREQ# PU to +3v   | A1A            | 2    |
| 8     | CK505 issue               | Remove U19/Pin48 (no use)  | A1A            | 2    |
| 9     | CK505 issue               | Add PCIE_CLKREQ# PU to +3v   | A1A            | 2    |
| 10    | CK505 issue               | remove SATACLKREQ function, change R188 value from 475ohm to 22 ohm                                  | A1A            | 2    |
| 11    | CK505 issue               | FAE : (14M_ICH and SIO_14M) signals trace should be equal length                                     | A1A            | 3    |
| 12    | CPU issue                 | Remove XDP/ITP signals (no use)  | A1A            | 3    |
| 13    | CPU issue                 | Retain the termination resistors (R157,R150~R152) on these signals even when ITP700 not implemented. | A1A            | 3    |
| 14    | Thermal Trip issue        | change Q19/Pin3 net name from THERM_SYS_PWR to SYS_SHDN#   | A1A            | 3    |
| 15    | CPU FAN issue             | change CPU FAN CONN (follow ZC3)   | A1A            | 3    |
| 16    | CPU FAN issue             | Add CPUFAN#_ON to (U28/PIN1)   | A1A            | 3    |
| 17    | CPU FAN issue             | Add Diode D39 and PU +5V for (U28/Pin1)  | A1A            | 3    |
| 18    | CPU Thermal monitor issue | Add (U27/Pin6) PU to 3V  | A1A            | 3    |
| 19    | CPU Thermal monitor issue | remove R389, already PU in ICH8  | A1A            | 3    |
| 20    | CPU Thermal monitor issue | change SMBUS from MBCLK/MNDATA to 2ND_MBCLK/2ND_MBDATA (Q30,Q31)                                     | A1A            | 3    |
| 21    | CPU Power issue           | stuff C198, unstuff C217 (base on layout location)   | A1A            | 4    |
| 22    | GMCH Power issue          | Short R115~R117,change +VCC_CFXCORE_INT to +1.05V  | A1A            | 8    |
| 23    | GMCH Power issue          | Short R122,R138, remove VCC_RXR_DMI circuit (connect to +VCC_PEG directly)                           | A1A            | 9    |
| 24    | GMCH Power issue          | INTEL CRB VCCD_QDAC Filter Modification:change L13 to R125(100ohm), change R145(*0 ohm) to C507(1uF) | A1A            | 9    |
| 25    | DDR Power issue           | stuff R192, no stuff R191,R193 for SMDDR_VREF_DIMM   | A1A            | 13   |
| 26    | RTC BAT issue             | Change RTC BATTERY CONN CN12(follow to ZC3)  | A1A            | 14   |
| 27    | ICH8-M Strap issue        | Stuff R241, no stuff R266 (Disable Internal VR powering VccLAN1_05, VccCL1_05)                       | A1A            | 14   |
| 28    | ICH8-M HDA issue          | add R283,R465,R463,R267 for MDC module (base on Intel Design Guide)                                  | A1A            | 14   |
| 29    | ICH8-M issue              | PU RCIN# to +3V  | A1A            | 14   |
| 30    | ICH8-M issue              | Remove ICH8-M GLAN/SATA1/SATA2 circuit (no use)  | A1A            | 14   |
| 31    | ICH8-M issue              | change net name (U31/Pin2) from VR_PWRGD_CLKEN# to VR_PWRGD_CK410#                                   | A1A            | 16   |
| 32    | ICH8-M issue              | Remove SATACLKREQ#(U32/Pin:AG13),RI# (U32/Pin:AF17) ;{no use}  | A1A            | 16   |
| 33    | ICH8-M issue              | no support iAMT, remove SMB_CLK_ME,SMB_DATA_ME   | A1A            | 16   |
| 34    | ICH8-M issue              | change DOCKIN#_ICH_R PU from +3V to +3V_S5   | A1A            | 16   |

|  |                             |                        |                      |                  |                     |
|--|-----------------------------|------------------------|----------------------|------------------|---------------------|
|  <b>PROJECT : ZU1</b><br><b>Quanta Computer Inc.</b> | PROJECT : ZU1               | APPROVE BY : James Lu  | DRAWING BY:Barry Lee | Stage: A1        | CHANGE LIST SHEET 1 |
|  | MB ASSY'S P/N : 31ZU1MB0000 | PROJECT LEADER:Jack Wu | DOCUMENT NO:         | DATE :2006/12/09 |                     |


| Item: | Fixed Issue           | Modify List:   | Schematic Rev. | Page |
|-------|-----------------------|--|----------------|------|
| 35    | Power sequence issue  | change (U21/Pin5) from +3V to +3VSUS (refer to ZC1)  | A1A            | 16   |
| 36    | ICH8-M issue          | Remove WOL_EN (U32/Pin:AG19) -no use   | A1A            | 16   |
| 37    | ICH8-M issue          | Remove SUSM# (used to control power planes to the Intel AMT sub-system)                            | A1A            | 16   |
| 38    | ICH8-M issue          | Remove (1)ME_EC_ALERT# (2)EC_ME_ALERT (no use)   | A1A            | 16   |
| 39    | ICH8-M issue          | connect LAN_RST#(U32/Pin:AH20) to PLTRST# (If no use internal LAN MAC connect LAN_RST# to PLTRST#) | A1A            | 16   |
| 40    | ICH8-M issue          | change DOCKIN#_ICH_R PU from +3V to +3V_S5   | A1A            | 16   |
| 41    | EMI issue             | EMI suggest C373 from 0.1u to 10uF   | A1A            | 17   |
| 42    | ICH8-M Power issue    | Reserve R308,R313 for +1.5V MDC module   | A1A            | 17   |
| 43    | LAN Power issue       | change LAN power from +3V_LAN_S5 to +3V_S5   | A1A            | 18   |
| 44    | LAN Power issue       | BCM FAE: Pull up Vmainprnt (U10/Pin53) to the system main power (3.3v), but not the standby power  | A1A            | 18   |
| 45    | LAN Power issue       | BCM FAE: Change capacitance value from 47-uF to 10-uF.   | A1A            | 18   |
| 46    | LAN Power issue       | BCM FAE:stuff R30,no stuff R47(in order to pull up C90,C86 and Q16/pin 3 to 3V_LAN rail)           | A1A            | 18   |
| 47    | LAN Switch issue      | EMI suggest C59 from 0.1u to 10uF  | A1A            | 18   |
| 48    | LAN Switch issue      | Add Diode D4 for isolation (Dockin#)   | A1A            | 18   |
| 49    | LAN Switch issue      | change LAN Switch from MAX4892 to PI3L500  | A1A            | 18   |
| 50    | LAN Transformer issue | change TRANSFORMER GND(U3/Pin15,18,21,24) to MGND  | A1A            | 18   |
| 51    | LAN CONN issue        | Change CONN P/N (follow ZC1)   | A1A            | 18   |
| 52    | LAN CONN issue        | change CONN GND(CN19/Pin13,14) to MGND   | A1A            | 18   |
| 53    | CRT issue             | change C439, C440,C7,C441 to 30~50pF(default :no stuff)  | A1A            | 19   |
| 54    | CRT issue             | Change CRT_SENSE# from CRT CONN Pin11 to Pin5 (follow Acer define)                                 | A1A            | 19   |
| 55    | CRT issue             | Change CRT CONN P/N(follow ZC1)  | A1A            | 19   |
| 56    | CRT issue             | change R16,R17 from 2.7k to 2.2k ; R10,R12 from 39 to 0 ohm  | A1A            | 19   |
| 57    | CRT issue             | change U1 from CM2009 to IP4772  | A1A            | 19   |
| 58    | LVDS issue            | change CCD function from USB7 to USB8  | A1A            | 20   |
| 59    | LVDS issue            | Change C12 from CH6102M9900 to CH61004M3E5 (refer to ZC3)  | A1A            | 20   |
| 60    | TV issue              | Change CN17 CONN P/N (follow ZC1)  | A1A            | 20   |
| 61    | SDVO issue            | Change R51,R56 value from 2.2k to 4.7k (FAE suggest R value from 4K~9K)                            | A1A            | 21   |
| 62    | PCMCIA issue          | refer to BL3. Add G_RST# circuit.  | A1A            | 22   |
| 63    | PCMCIA issue          | FAE suggest R189's value under 47 ohm.   | A1A            | 22   |
| 64    | Card reader issue     | no stuff R496,R522   | A1A            | 23   |
| 65    | Card reader issue     | FAE suggest R503's value under 47 ohm.   | A1A            | 23   |
| 66    | Card reader issue     | Remove U39/Pin99, no use (XMDAT4B is for 8 bit MMC,remove it.)                                     | A1A            | 23   |
| 67    | Card reader issue     | Change C593 from 0.1u to 10uF,EMI suggest add C587 0.1uF   | A1A            | 24   |
| 68    | PCMCIA issue          | change PCMCIA CONN (follow BH1)  | A1A            | 24   |

|  |                             |                        |                      |                  |                     |
|--|-----------------------------|------------------------|----------------------|------------------|---------------------|
|  <b>PROJECT : ZU1</b><br><b>Quanta Computer Inc.</b> | PROJECT : ZU1               | APPROVE BY : James Lu  | DRAWING BY:Barry Lee | Stage: A1        | CHANGE LIST SHEET 2 |
|  | MB ASSY'S P/N : 31ZU1MB0000 | PROJECT LEADER:Jack Wu | DOCUMENT NO:         | DATE :2006/12/09 |                     |

| Item: | Fixed Issue          | Modify List:   | Schematic Rev. | Page |
|-------|----------------------|--|----------------|------|
| 69    | PATA ODD issue       | change R253 from 0 to 33ohm  | A1A            | 26   |
| 70    | PATA ODD issue       | Add C326,C327,C344 for +5V   | A1A            | 26   |
| 71    | PATA ODD issue       | Remove D23, already add in page29  | A1A            | 26   |
| 72    | Mini Card issue      | Reserve R349,R350,R337,R345,R344,R338,R339 for debug card use                                    | A1A            | 27   |
| 73    | Mini Card issue      | Add (CN28/Pin39,41) to +3V_WL_VDD (follow Z01)   | A1A            | 27   |
| 74    | Mini Card issue      | Remove (CN28/Pin36,38) USB circuit   | A1A            | 27   |
| 75    | Mini Card issue      | Remove (CN28/Pin46) BT LED   | A1A            | 27   |
| 76    | Mini Card issue      | Remove 0.1uF (CN28/Pin23,25), already in WL module   | A1A            | 27   |
| 77    | Bluetooth issue      | SI suggest to remove 22pF*2 (CN5/Pin3,4)   | A1A            | 27   |
| 78    | USB CONN issue       | SI suggest to remove 22pF*2 (CN11/Pin2,3)  | A1A            | 27   |
| 79    | EC issue             | Change EC from WPC8769 to WPC8763  | A1A            | 28   |
| 80    | EC issue             | change U7/Pin5,6 from MBCLK/MNDATA to 2ND_MBCLK/2ND_MBDATA                                       | A1A            | 28   |
| 81    | EC issue             | Remove ME_EC_ALERT#  | A1A            | 28   |
| 82    | EC issue             | FAE:Change U14/Pin80 from +3VPCU to +A3VPCU  | A1A            | 28   |
| 83    | EC issue             | change C130,C131 from 6.8p to 5.6p   | A1A            | 28   |
| 84    | EC issue             | Add D18 for HWPG_CPUID   | A1A            | 28   |
| 85    | Finger Printer issue | SI suggest to remove 22pF*2 (CN9/Pin2,3)   | A1A            | 29   |
| 86    | SuperIO issue        | Remove PPT PU 4.7K circuit (already in docking)  | A1A            | 30   |
| 87    | Audio issue          | Change Serial resister R484,R485 value from 22 ohm to 33 ohm                                     | A1A            | 31   |
| 88    | Audio issue          | reserve R513 to reduce ringing   | A1A            | 31   |
| 89    | Audio issue          | Refer to ZD1, change R546,R520,R545,R519 to 10k  | A1A            | 32   |
| 90    | Docking issue        | (CN22/Pin18,Pin19):(1)Remove Level-shift circuit (2)change Power from +3V to +2.5V (3)stuff 2.2k | A1A            | 33   |
| 91    | Docking Power issue  | Add .1u*7 , 10U*1 for VA   | A1A            | 33   |
| 92    | Docking issue        | Reserve U25 for docking PWRBTN#  | A1A            | 33   |
| 93    | Docking issue        | Change Docking Pin141/142 from USB5 to USB3  | A1A            | 33   |
| 94    | Docking issue        | PL DVI_DET 100k to GMD (CN22/Pin20)  | A1A            | 33   |
| 95    | Docking issue        | Change LAN pin define  | A1A            | 33   |
| 96    | Audio issue          | Change CN29,CN30,CN31 P/N (Base on Acer request)   | A1B            | 32   |
| 97    | ICH8-M Strap issue   | Change INTVRMEN from PD to PU  | B1C            | 14   |
| 98    | Leakage issue        | add D43,D44 to stop leakage from EC to SB  | B1C            | 16   |
| 99    | ICH8-M issue         | change DOCKIN# from GPIO7 to GPIO12  | B1C            | 16   |
| 100   | Power sequence issue | short PWROK_EC to MPWROK   | B1C            | 16   |
| 101   | ICH8-M issue         | PU GPIO10 to +3V, PD GPIO14 to GND   | B1C            | 16   |
| 102   | ICH8-M issue         | remove R229,R233,C355  | B1C            | 16   |

|  |                             |                        |                      |                  |                     |
|--|-----------------------------|------------------------|----------------------|------------------|---------------------|
|  <b>PROJECT : ZU1</b><br><b>Quanta Computer Inc.</b> | PROJECT : ZU1               | APPROVE BY : James Lu  | DRAWING BY:Barry Lee | Stage: A1 / A2   | CHANGE LIST SHEET 3 |
|  | MB ASSY'S P/N : 31ZU1MB0000 | PROJECT LEADER:Jack Wu | DOCUMENT NO:         | DATE :2006/12/09 |                     |


| Item: | Fixed Issue               | Modify List:   | Schematic Rev. | Page |
|-------|---------------------------|--|----------------|------|
| 103   | PCMCIA issue              | Reserve R572 for debug use   | B1C            | 22   |
| 104   | 1394 issue                | Change R271,R306,R307 from 56.2 to 5.1k ohm (fix 1394 can't detect issue)                        | B1C            | 25   |
| 105   | Mini Card issue           | no stuff R353,R348,R356  | B1C            | 27   |
| 106   | Mini Card issue           | need support BCM WL Module, Connect CN28/Pin40 to GND  | B1C            | 27   |
| 107   | EC issue                  | SWAP GPIO1 and GPIO3   | B1C            | 28   |
| 108   | EC issue                  | Change CN10/Pin1 from +3V to +3VPCU  | B1C            | 28   |
| 109   | LED issue                 | Base on Me request, change PWR/SUS/BAT LED type  | B1C            | 29   |
| 110   | Audio issue               | Stuff R330 to fix Internal SPK issue (floating GND issue)  | B1C            | 27   |
| 111   | Docking issue             | Add R566 for Debug use   | B1C            | 33   |
| 112   | Mini Card issue           | ME request :change CN28 P/N from DFHD52MS049 to DFHS52FR082 (9.0mm to 9.9mm)                     | B1D            | 27   |
| 113   | GMCH Power issue          | Change C143 from CH71002MJC8 to CH7102MT804 (Z-limit issue,H2.9mm to H1.5mm)                     | B1D            | 9    |
| 114   | CPU Clock issue           | Set CPU Frequency to auto selection (no stuff R179,R198,R447)                                    | C2A            | 2    |
| 115   | S5_ON issue               | Change S5_ON control circuit (follow Z01/ZD1)  | C2A            | 34   |
| 116   | CK505 issue               | change CK505 VDD_IO from +1.05V to +1.25V. Because VDD_IO will drop out when high loading        | C2A            | 2    |
| 117   | G995 issue                | Add level shift circuit (follow Z01), remove D39,no stuff R383.                                  | C2A            | 3    |
| 118   | BIOS EMI issue            | FAE suggest add 22 Ohm dumping resistors R596,R597 to avoid potential EMI problem                | C2A            | 28   |
| 119   | LAN issue                 | Base on BCM IEEE test result, change RDAC value (R42) from 1.24k to 1.18k                        | C2A            | 18   |
| 120   | Audio issue               | Acer change internal Mic solution to Fortemedia,Remove CN33,D29,D30,R342,R506,C400,C586          | C2A            | 32   |
| 121   | DVI Detect issue          | Intel suggest:Add hotplug circuit to DVI_DET (follow ZC1)  | C2A            | 21   |
| 122   | ICH8M issue               | Intel Suggest :ICH8M CPI020 should not be pulled HIGH.Remove BOARD_ID3 circuit(remove R474,R475) | C2A            | 16   |
| 123   | SDVO issue                | Intel Suggest :Follow Intel New Guideline(MoW 48 update) Change R51,R56 from 4.7K to 3.9K ohm    | C2A            | 21   |
| 124   | GMCH Power issue          | Change Crestline VCC_AXM to 1.25V, reference to SR ww48 MoW.reserved 0 ohm resister (R576)       | C2A            | 8    |
| 125   | SuperIO issue             | Intel Suggest :All LPC devices support LPCPD# protocol, stuff D7                                 | C2A            | 30   |
| 126   | ICH8M issue               | no stuff R259 to prevent leakage issue   | C2A            | 16   |
| 127   | EMI issue                 | EMI suggest add C647 to prevent noise for PR_STS   | C2A            | 33   |
| 128   | EMI issue                 | EMI suggest to add .1u *2 to prevent noise (+3V)   | C2A            | 30   |
| 129   | EMI issue                 | EMI suggest to add 2.2ohm BST resister (PR153) in 1.8V power                                     | C2A            | 37   |
| 130   | EMI issue                 | EMI suggest add three clip to contact with CPU cooler's fins (PAD23,24,25)                       | C2A            | 30   |
| 131   | ME issue                  | ME request add three pad for fix wire (PAD20,21,22)  | C2A            | 30   |
| 132   | DVI issue                 | remove the U11,R57,R52,C109 to save layout space.  | C2A            | 21   |
| 133   | Power monitor issue       | D16 not necessary if 3V/5V fail, EC can't work.  | C2A            | 28   |
| 134   | S3 resume POP sound issue | change C619 from CH61004M2E8 to CH5222K9A09 to solve S3 resume POP sound issue                   | C2A            | 31   |
| 135   | POP sound issue           | no stuff R525,D41, add bypass R577 to solve pop sound issue                                      | C2A            | 31   |
| 136   | AUDIO issue               | no stuff D27   | C2A            | 32   |

|  |                             |                        |                      |                  |                     |
|--|-----------------------------|------------------------|----------------------|------------------|---------------------|
|  <b>PROJECT : ZU1</b><br><b>Quanta Computer Inc.</b> | PROJECT : ZU1               | APPROVE BY : King Wang | DRAWING BY:Barry Lee | Stage: A2 / B    | CHANGE LIST SHEET 4 |
|  | MB ASSY'S P/N : 31ZU1MB0000 | PROJECT LEADER:Jack Wu | DOCUMENT NO:         | DATE :2006/12/09 |                     |

| Item: | Fixed Issue                                     | Modify List:  | Schematic Rev. | Page  |
|-------|---|---|----------------|-------|
| 137   | Audio issue                                     | change R546/R520 from 10k to 9.1k   | C2A            | 32    |
| 138   | GMCH POWER issue                                | Change Crestline VCC_AXM from +1.25V to +1.05V, reserved 0 ohm resister (R578)                    | C2A            | 8     |
| 139   | XTAL issue                                      | Base on vendor-FCE suggestion, change C580/C579 from CH01206JB05 (12p) to CH02206JB08 (22p)       | C2A            | 25    |
| 140   | XTAL issue                                      | Base on vendor-FCE suggestion, change C310/C299 from CH03306JBD7 (33p) to CH02706JB06 (27p)       | C2A            | 2     |
| 141   | XTAL issue                                      | Base on vendor-FCE suggestion, change C130/C131 from CH-5606TB01 (5.6p) to CH01006JBD1 (10p)      | C2A            | 28    |
| 142   | EMI issue                                       | EMI request: DEL PR120 2.2ohm(CS-2203F911), stuff PC98  | C2A            | 37    |
| 143   | EMI issue                                       | EMI request: reserve .1U for (CN19/pin9,10)   | C2A            | 18    |
| 144   | EMI issue                                       | EMI request: reserve L-C footprint for debug use (R52,C650)                                       | C2A            | 20    |
| 145   | debug issue                                     | Stuff R349 , R350 for debug use   | D3A            | 27    |
| 146   | Modem wake from S3 fail issue                   | Change CN14/pin 2 from +3v to +3v_s5.   | D3A            | 31    |
| 147   | CableSense circuit issue                        | Add CableSense circuit (unstuff R78)  | D3A            | 18    |
| 148   | CableSense circuit issue                        | Add CableSense circuit (reserve R579)   | D3A            | 18    |
| 149   | LED type issue                                  | Base on SMT-ME request, change LED type to 2 in 1,DEL LED4,LED5,LED6,LED7,R570,R571,Add LED2,LED3 | D3A            | 29    |
| 150   | SW button issue                                 | Base on ASSEMBLY -Line request, remove SW1, add G2 footprint                                      | D3A            | 29    |
| 151   | change Modem capacitor to meet safety standard  | change C37,C48 from CH147GK0I09 to CH147GK0I00  | D3A            | 33    |
| 152   | Power issue                                     | The system side should have a diode (D45,D46) to block the AC adaptor power and ezDock.           | D3A            | 33    |
| 153   | EMI issue                                       | Change L4,L5,L6 from CX8BA220007 to CX8BA470003   | D3A            | 19    |
| 154   | DVI issue                                       | remove U13,R68,R75,R73,C98 for layout space issue   | D3A            | 21    |
| 155   | ASF issue                                       | Connect SMLINK0 to SMBCLK and SMLINK1 to SMBDATA (Add R474,R475 for debug use)                    | D3A            | 16    |
| 156   | SMT B open issue                                | (1)Remove footprint for D41,D42,R525. DEL R577 (0 ohm) (2) Remove net SECNTL                      | D3A            | 31    |
| 157   | CableSense circuit issue                        | change LAN Low power pin from GPIO47 to GPIO52  | D3A            | 28    |
| 158   | LAN switch issue                                | Change U6 from AL000500005 to AL000500030 (change to 8KV solution)                                | D3A            | 18    |
| 159   | Change 965GM from ES sample to QS sample        | Change U29 P/N from AJ0QN120T37 to AJ0QP200T09  | D3A            | 5-11  |
| 160   | Change ICH8M from ES sample to QS sample        | Change U32 from AJ0QM740T31 to AJ0QN230T10  | D3A            | 14-17 |
| 161   | Audio Jack issue                                | change CN30,CN31,CN32 footprint from AUDIO-010164FR006GX53XL-C-8P to AUDIO-JA60331-X39T4-7F-8P    | D3A            | 32    |
| 162   | docking sometimes can't detect DVI device issue | change R51,R56 from 3.9k(CS23902FB14) to 4.7k(CS24702JB38).                                       | D3A            | 21    |
| 163   | EMI issue                                       | EMI suggest, add common Choke, co-lay R795,R796   | D3A            | 27    |
| 164   | Audio Jack issue                                | Change CN30 P/N from DFTJ06FR017 to DFTJ06FR059   | D3A            | 32    |
| 165   | Audio Jack issue                                | Change CN29 P/N from DFTJ06FR019 to DFTJ06FR061   | D3A            | 32    |
| 166   | Audio Jack issue                                | Change CN31 P/N from DFTJ06FR018 to DFTJ06FR060   | D3A            | 32    |
| 167   | backlight control issue                         | Follow Z01 design,Remove R24 footprint, DEL D3(BC000316Z07).Add R73,Q36,Q37                       | D3A            | 20    |
| 168   | docking CRT flicker issue                       | Reserve C98,R525 for docking CRT flicker issue  | D3A            | 19    |
| 169   | EMI issue                                       | EMI suggest add C652(0.1uF)   | D3A            | 19    |
| 170   | system sometimes will no backlight issue .      | For short term solution:change R22 from 10k(CS31002JB28) to 1K (CS21002FB24)                      | D3A            |       |

|  |                             |                         |                      |                  |                     |
|--|-----------------------------|-------------------------|----------------------|------------------|---------------------|
|  | PROJECT : ZU1               | APPROVE BY : James Lu   | DRAWING BY:Barry Lee | Stage: B/C       | CHANGE LIST SHEET 5 |
|  | MB ASSY'S P/N : 31ZU1MB0000 | PROJECT LEADER:Kin Wang | DOCUMENT NO:         | DATE :2006/12/09 |                     |

| Item: | Fixed Issue                                | Modify List:   | Schematic Rev. | Page    |
|-------|--|--|----------------|---------|
| 171   | Quanta DSC Team issue                      | Base on DSC command, change CN22 P/N from DFHDF8MS000 to DFHDF4MS000                             | D3A            | 33      |
| 172   | rise time of LCDVCC is >0.5ms and <=10ms.  | change U2 from AL004280000(AAT4280IGU-3-T1) to AL004280018(AAT4280IGU-1-T1).                     | D3A            | 23      |
| 173   | Card reader issue                          | no stuff 43K(CS34302JB19):R562,R527,R533,R538,R539,R565,R561,R540,R498,R497,R500,R552,R555       | D3A            | 23      |
| 174   | Card reader issue                          | no stuff 10k(CS31002JB28) : R560   | D3A            | 23      |
| 175   | Card reader issue                          | Change R547 from 43k (CS34302JB19) to 8.2k (CS28202JB14)   | D3A            | 23      |
| 176   | Card reader issue                          | Change R528 from 10K(CS31002JB28) to 43K(CS34302JB19)  | D3A            | 23      |
| 177   | Shortage issue                             | Change R125 from CS11003B900 (100 ohm 0.1%) to CS11003F953(100 ohm 1%)                           | D3A            | 9       |
| 178   | EMI issue                                  | EMI request add two of clip(FDTA1003014) in PAD17 and PAD19 for EMI issue                        | D3A            | 30      |
| 179   | DPST issue                                 | Acer inform no support DPST in C build, remove R15   | D3A            | 20      |
| 180   | Shortage issue                             | Andy inform change PR116 from CS42102FB00 to CS42002FB12   | D3A            | 34      |
| 181   | ICH8M Power issue                          | ICH8M Internal VR should not be disabled.no stuff R241, stuff R226                               | D3A            | 14      |
| 182   | implement it for CPU protect in C build.   | Change R111 from *2.2k to 0ohm,Change R107 from 56.2(CS05622FB22) to 1k(CS21002FB24)             | D3A            | 3       |
| 183   | Battery life issue.                        | Battery life issue. Disable ICH8M Internal VR (LAN). stuff R241, no stuff R226 for C-build       | D3A            | 14      |
| 184   | Change EMI Spring Material                 | ME request, change EMI Spring from FDTA1003014 to FDZU1002010                                    | E3A            | 30      |
| 185   | C-Test SMT open issue                      | C-test SMT open issue, remove PAD18  | E3A            | 30      |
| 186   | ZR1 issue                                  | Change CN2 Pin define to cover production line issue(Inverter short with signal to burn system)  | E3A            | 20      |
| 187   | C-Test SMT open issue                      | Change PD9,D46 footprint from SBM1040-3P to SBM1040-3P-ZU1 for SMT C-test open issue             | E3A            | 33 & 39 |
| 188   | Change NB P/N for RAMP                     | Change U29 P/N form AJ0QP200T09 to AJSLA5T0T05   | E3A            | 5~11    |
| 189   | Change SB P/N for RAMP                     | Change U32 P/N from AJ0QN230T10 to AJSLA5Q0T05   | E3A            | 14~17   |
| 190   | Material Lead issue                        | Change R214 from CS02403F908 to CS02403F916 (Lead free)  | E3A            | 14      |
| 191   | G995 failure rate issue                    | Add C653 base on G995 failure rate issue   | E3A            | 3       |
| 192   | Run-in auto shot down issue                | ICMNT connect to EC pin100 , reserve R570 0ohm for debug use, Add C654 to avoid noise            | E3A            | 28 & 39 |
| 193   | remove wake on lan for Mini PCIE function. | Base on Acer demand, remove wake on lan for Mini PCIE function.no stuff Q25,R357                 | E3A            | 27      |
| 194   | move D15-D18 location for FFC cable issue  | Remove footprint (D16), Remove net (HWPG_3/5VPCU),no stuff PR119                                 | E3A            | 28 & 34 |
| 195   | LED issue                                  | Change LED2, LED3 type base on ME request, Add R800,R801   | E3A            | 29      |
| 196   | HDD Mylar issue                            | Change C542 from 0805(CH6102K9A01) to 0603(CH6101M9905) base on ME request(HDD Mylar issue)      | E3A            | 2       |
| 197   | Docking issue                              | Change Q4,Q5 Pin2 from +3V to +3VSUS .(Docking side pull up to +3VSUS plane)                     | E3A            | 33      |
| 198   | Docking issue                              | change C451,C452 from 0.1uF (CH41002KB93) to 0 ohm (CS00002JB38)(R802,R803)                      | E3A            | 33      |
| 199   | Disable LAN Low Power mode                 | Stuff R78(CS24702JB38)   | E3A            | 18      |
| 200   | EOL issue                                  | Change C453 from CC1210 (CH61004M3E5) to CC1206 (CH61004M2E8)                                    | E3A            | 33      |
| 201   | LPC CONN issue                             | confirm with BIOS-CM, no need LPC dedug CONN,Remove CN6,R432 footprint to save space for layout. | E3A            | 28      |
| 202   | LAN_RST# issue                             | (1)Stuff 10k for R204(2)Don't stuff R456(3)Don't stuff R247                                      | E3A            | 16      |
| 203   | PO" sounds when insert PCMCIA card         | Add 0 ohm (R804) for PCMSPK  | E3A            | 22      |
| 204   | ESD issue                                  | Stuff D38 for CRT port   | E3A            | 19      |

|  |                             |                        |                      |                  |                     |
|--|-----------------------------|------------------------|----------------------|------------------|---------------------|
|  | PROJECT : ZU1               | APPROVE BY : Kin Wang  | DRAWING BY:Barry Lee | Stage: C / Ramp  | CHANGE LIST SHEET 6 |
|  | MB ASSY'S P/N : 31ZU1MB0000 | PROJECT LEADER:Jack Wu | DOCUMENT NO:         | DATE :2006/12/09 |                     |



| Item: | Fixed Issue                | Modify List:  | Schematic Rev. | Page |
|-------|----------------------------|---|----------------|------|
| 205   | PCMCIA POP SOUND issue     | Refer to BU1, add circuit for POP sound issue   | E3A            | 24   |
| 206   | GLAN issue                 | Stuff R232 (CS02492FB29), The GLAN_COMPO/GLAN_COMPI connection to 1.5-V rail through the resistor remains | E3A            | 14   |
| 207   | ESD issue                  | change LED type (follow B stage) DEL LED2,LED3, Add LED4~7  | E3A            | 29   |
| 208   | ESD issue                  | change ESD protect Diode from location LED/B to MB  | E3A            | 29   |
| 209   | Disable LAN Low power mode | Base on PM suggestion, add serial 0 ohm (R806) for debug use.(no stuff)                                   | E3A            | 18   |
| 210   |                            |   | E3A            |      |
| 211   |                            |   | E3A            |      |
| 212   |                            |   | E3A            |      |
| 213   |                            |   | E3A            |      |
| 214   |                            |   | E3A            |      |
| 215   |                            |   | E3A            |      |
| 216   |                            |   | E3A            |      |
| 217   |                            |   | E3A            |      |
| 218   |                            |   | E3A            |      |
| 219   |                            |   | E3A            |      |
| 220   |                            |   | E3A            |      |
| 221   |                            |   | E3A            |      |
| 222   |                            |   | E3A            |      |
| 223   |                            |   | E3A            |      |
| 224   |                            |   | E3A            |      |
| 225   |                            |   | E3A            |      |
| 226   |                            |   | E3A            |      |
| 227   |                            |   | E3A            |      |
| 228   |                            |   | E3A            |      |
| 229   |                            |   | E3A            |      |
| 230   |                            |   | E3A            |      |
| 231   |                            |   | E3A            |      |
| 232   |                            |   | E3A            |      |
| 233   |                            |   | E3A            |      |
| 234   |                            |   | E3A            |      |
| 235   |                            |   | E3A            |      |
| 236   |                            |   | E3A            |      |
| 237   |                            |   | E3A            |      |
| 238   |                            |   | E3A            |      |