


IV@ : iGPU
 EV@ : dGPU
 OP@ : Optimus
 DO@ : Discrete only
 SP@ : Special
 SNP@ : N13PGS/GL
 IV@ : UMA
 GL@ : N13PGL
 GS@ : N13P/MGS

Optimus : IV@ + EV@ + OP@
 Discrete only : EV@ + DO@



BQ24707A Battery Charger P33	TPS51216 +1.5V_SUS P37	Discharger Thermal Protection P41
RT8223P 3V/5V P33	RT8241A VCCSA P38	
ISL95836 CPU core/VAXG P35	TPS51728 VGPU Core P39	
TPS51219 +1.05V_PCH / +1.05V_VTT P36	MDV1660URH +1.5V_GFX/1.05V_GFX/3V_GFX P40	



IVY Bridge Processor (DMI, PEG, FDI)

For Sandy Bridge processor only implementation:
PROC_SELECT can be left NC.

IVY Bridge Processor (CLK, MISC, JTAG)

For IVY/Sandy processor compatibility:
Needs a pull-up resistor to PCH VocDPTERM rail (1.0V) through a 2.2 K Ω ±5% pull-up resistor.
connect to the DP_Tx0 of PCH through a 1K Ω ±5% series resistor.

no eDP and dGPU
Connect DPLL_REF_SSCLK on Processor to GND through 1K \pm 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K \pm 5% resistor.



Intel recommended UNCOREPWRGOOD routing on one layer

apply C5205 for noise

R114 1.50K 4


CRB 1.0 : change to +3V (S0)

For XDP


HPD disable
This signal can be left as no connect if entire eDP interface is disabled.

DG I.0 :
The recommended AC cap value is changed to 220nF for compatibility with PCIe Gen3 on future platforms.
For Gen2 only designs, it is acceptable to continue to use the 100nF capacitor.

FDI Disabling (Discrete Only)



DP & PEG Compensation





Routed within 500 mils




Routed within 25 mils

PEG_ICOMPI and RCOMP0 signals should be routed within 500 mils typical impedance = 43 mohms
PEG_ICOMPO signals should be routed within 500 mils typical impedance = 14.5 mohms

Processor pull-up(CPU)




IVY Bridge Processor (DDR)



Quanta Computer Inc.
PROJECT : ZQTA/ZQSA

Size	Document Number	Rev
	IVY Bridge 2/4	1A
Date:	Friday, November 11, 2011	Sheet 4 of 44



<http://hobi-elektronika.net>



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training








CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled, function 2 disabled
 01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled



Size	Document Number	Rev
	IVY Bridge 4/4	1A
Date:	Friday, November 11, 2011	Sheet 6 of 44



PCH Strap Table







Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V_V R301 1K 4 SPKR									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R171 1K 4 PCI_GNT3# [9]									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC_V R526 330K 4 PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	R473 1K 4 BBS_BIT1 [9]
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		R558 1K 4 BBS_BIT0									
HDA_SDO	Flash Descriptor Security	RSMRST	0 = effect (default)(weak pull-down 20K) 1 = overridden	[32] ME_WR R505 SHORT 4 ACZ_SDOOUT_R									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss (weak pull-down 20K) 1 = Set to Vcc	R548 2.2K 4 H_SNB_IVB# [3] R546 1K 4 DF_TVS [10]									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)	R277 1K 4 PLL_ODVR_EN [10]									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S5_V R177 1K 4 ACZ_SYNC_R									
GPIO15	Intel ME Crypto Transport Layer Security (TLS) cipher suite internal PD	RSMRST	0 = Disable (Default) 1 = Enable	+3V_S5_V R563 1K 4 PCH_GPIO15 [10]									
DSWVREN	DEEP S4/S5 well On Die DSW VR Enable	DSW	High = Enable (Default) Low = Disable	+3V_RTC_V R530 330K 4 DSWVREN [7] R528 330K 4									
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V_V R308 1K 4 INV_ALE [9]									



Quanta Computer Inc.
PROJECT : ZQTA/ZQSA

Size Document Number Panther Point 2/6 Rev 1A


Date: Friday, November 11, 2011 Sheet 8 of 44

14,19,22,23,24,25,26,27,28,31,32,34,35,36,37,38,39,40,41
 +3V_S5
 +3V_S5
 +1.05V







SATA2GP : strap for reserved at chklist 1.2
 SATA3GP : strap for reserved at chklist 1.2
 NOTE: The internal pull-down is disabled after PLTRST# deasserts.
 NOTE: This signal should not be pulled high when strap is sampled.




IBEX PEAK-M (GND)









PANTHER POINT







PANTHER POINT

 **Quanta Computer Inc.**
PROJECT : ZQTA/ZQSA

Size	Document Number	Rev
	Panther Point 6/6	1A
Date:	Friday, November 11, 2011	Sheet 12 of 44





N13P-GL	AJON13P0T02
N13P-GS	AJON13P0T07
N13M-GS	AJON13M0T08

IV@:iGPU
 EV@dGPU
 OP@:Optimus
 DO@:Discrete only
 SP@:Special








Figure 3-18. PEX_RST_N Timing for GPU

Table 3-8. N11x Reset Requirements for PCI Express 2.0

Constraint Parameter	Requirement	Notes
TPPVERL_G	TPPVERL_G ≥ 110s	
TPERST_CLK_G	TPERST_CLK_G ≥ 1TREF_CLK	

	for N13P-M/G-S	for N13P-GL
Stuff--> R	Reserve--> R	
Reserve--> L	Stuff--> L	





Quanta Computer Inc.

PROJECT : ZQTA/ZQSA

Size: Document Number: **DGPU 1/5 (PEG)** Rev: 1A

Date: Friday, November 11, 2011 Sheet: 15 of 44




02: Exchange because symbol error

IV@:iGPU
 EV@dGPU
 OP@:Optimus
 DO@:Discrete only
 SP@:Special

N13P-GL	AJON13POT02
N13P-GS	AJON13POT07
N13M-GS	AJON13M0T08

10/6 modify



[15,16,19,40] +1.05V_GFX
 [15,18,19,39,40] +3V_GFX


Quanta Computer Inc.
 PROJECT : ZQTA/ZQSA

Size	Document Number	Rev
	DGPU 3/5 (Display)	1A
Date:	Friday, November 11, 2011	Sheet 17 of 44

PU	VDD	PU
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

Logical Strapping Bit:	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0		
ROM_SO	FB_1	FB_0	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM	1010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1110
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0010
STRAP4	RESERVED	PCI SPEED CHANGE GEN3	PCI_MAX SPEED	DP_PLL_VDD33	0011

N13P-GL	AJON13P0T02
N13P-GS	AJ001070T00
N13M-GS	AJ001170T00



N13P-GS/-GL Strapping table

ROM_SI	1G Hynix 64Mx16 -->15K PD	ROM_SO	N13P-GL --> 10K PD	ROM_SCLK	N13P-GL (0010) --> 15k PD
	1G Micron 64Mx16 -->20K PD		N13P-GS --> 10K PU		N13P-GS (1000) --> 4.99K PU
	2G Hynix 128Mx16 -->35K PD (Default)				
	2G Micron 128Mx16 -->45K PD				

N13M-GS Strapping table

Pin Name	Strap Mapping	Value
ROM_SCLK	SMB_ALT_ADDR	0
ROM_SI	SUB_VENDOR	0
ROM_SO	VGA_DEVICE	0
STRAP[3..0]	RAM_CFG[3..0]	0010(Hynix 64Mx16) 0110(Hynix 128Mx16)
STRAP[4]	PCIE_MAX_SPEED	0

Remark :





0 -> 10K PD
1 -> 10K PU

STRAP2
N13P-GL (1001) --> 10k PU
N13P-GS (1011) --> 20K PU



STRAP1
N13P-GL (0111) --> 45.3k PD
N13P-GS (0110) --> 34.8K PD

STRAP3
Optimus --> 4.99k PD
Discrete only --> 15K PD



Resistor P/N
4.99K--> CS24992FB26
10K --> CS31002FB26
15K --> CS31502FB24
20K --> CS32002FB29
34.8K--> CS33482FB22
45.3K --> CS34532FB18



R422	
N13P-GS/GL	40.2K
N13M-GS	NC



for N13P/M-GS	for N13P-GL
Reserve R108	Stuff R108





Quanta Computer Inc.
PROJECT : ZQTA/ZQSA


Size	Document Number	Rev
	DGPU 4/5 (MIO/GPIO)	1A

Date: Friday, November 11, 2011 Sheet 18 of 44


N13P-GL	AJON13POT02
N13P-GS	AJON13POT07
N13M-GS	AJON13MOT08






PLACE UNDER GPU






PLACE NEAR GPU




for meet Power down sequence for +3V_GFX




- [31,39] +VGACORE
- [15,16,17,40] +1.05V_GFX
- [16,20,21,40] +1.5V_GFX
- [15,17,18,39,40] +3V_GFX
- [3,7,8,9,10,11,13,14,22,23,24,25,26,27,28,31,32,34,35,36,37,38,39,40,41] +3V




LVDS & eDP




Enable/Disable LVDS
Pull Up--->Enable
NC--->Disable





LCD Power







Lid Switch (Hall sensor)




Backlight Control










9/22 change parts





IV@:iGPU
 EV@:dGPU
 OP@:Optimus
 DO@:Discrete only
 SP@:Special









MINI-CARD WLAN(MPC)

+3.3V: 1000mA
 +3.3Vaux: 330mA
 +1.5V: 500mA




SSD-MINI moule






MIC




Max. 100mVrms input for Mic-IN


Internal Speaker




9/19 modify




HP



 Quanta Computer Inc. PROJECT : ZQTA/ZQSA		Rev 1A
Date:	Friday, November 11, 2011	Sheet 27 of 44



Transformer




[3,7,8,9,10,11,15,30,31,34,35,36,41,42] +3V_S5

CARD READER CONNECTOR




XD, MMC, SD, MS, MSP 7 IN1 CARD READER

Share Pin

SP1	SD_D7		xD_RDY
SP2	SD_D6	MS_INS#	xD_RE#
SP3	SD_D5		xD_CE#
SP4	SD_D4		xD_WE#
SP5	SD_D1	MS_CLK	xD_D6
SP6	SD_D0	MS_D7	xD_D5
SP7	SD_CLK	MS_D3	xD_D4
SP8	SD_CMD	MS_D6	xD_D3
SP9	SD_D3	MS_D2	xD_D2
SP10	SD_D2		xD_D7
SP11	SD_WP	MS_BS	xD_CLE
SP12	SD_CD#	MS_D5	xD_WP#
SP13	SD_CD#	MS_D5	xD_ALE
SP14		MS_D4	xD_D0
SP15		MS_D0	xD_D1
SP16			xD_CD#






10/7 change 0 ohm



R013-P13-HM
 1 : DFHS44FR012
 2 : DFHS44FR014


USB3.0/2.0

BLUETOOTH CONNECTOR for BT3.0




USB Charger to 3.0

CB	SELCDP	Funcion
0	X	DCP autodetect with mouse/keyboard wakeup
1	0	S0 charging with SDP only
1	1	S0 charging with CDP or SDP only (depending on external device)









USB Charger -->CH@
None Charger--> NCH@



Quanta Computer Inc.
PROJECT : ZQTA/ZQSA



Size	Document Number	Rev
	USB/ BT/CHARGER	1A
Date:	Friday, November 11, 2011	Sheet 30 of 44





Quanta Computer Inc.
PROJECT : ZQTA/ZQSA

Size	Document Number	Rev
	KB/FAN/TP+FP/LED	1A
Date:	Friday, November 11, 2011	Sheet 31 of 44


EC(KBC)





Quanta Computer Inc.
 PROJECT : ZQTA/ZQSA

Size	Document Number	Rev
	Charger(bq24707A)	1A
Date:	Friday, November 11, 2011	Sheet 33 of 44



Check pull up resistor to 1.05V for H_PROCHOT#

[32] VRON

[3.7] IMVP_PWRGD

[3.22] H_PROCHOT#

Parallel

[5] VCC_AXG_SENSE

[5] VSS_AXG_SENSE

0923

11/7 modify

Close to the CPU side.

Close to VR

VR_SVID_ALERT#

VR_SVID_DATA

VR_SVID_CLK


Place NTC close to the GFX_CORE Hot-Spot.

Place NTC close to the VCORE Hot-Spot.

IV@ for Internal VGA (+VCC GFX enable)
DO@ for External VGA (+VCC GFX disable discrete only)

+VCC_CORE
TDC : 53A
PEAK : 53A
OCP : 60A
Width : 2120mil
VCORE Load Line : 1.9mV/A

+VCC_GFX
TDC : 24A
PEAK : 33A
OCP : 35.8A
Width : 1320mil
GFX_CORE Load Line : -3.9mV/A for GT2




+1.05V
 1.05 Volt +/- 2%
 TDC : 13.2A
 PEAK : 17A
 OCP : 20A
 Width : 680mil

OCP=18A
 L ripple current
 $= (19 - 1.05) * 1.5 / (0.68u * 500k * 19)$
 $= 2.918A$
 $V_{trip} = 20 - (2.918 / 2) * 4.3mohm$
 $= 0.07972V$
 $R_{limit} = 0.07972 / 10uA * 8 = 63.78Kohm$


RC filter is for improve Jitter performance.

+3VPCU	[8,22,25,30,31,32,33,34,41,42]
+1.05V	[3,5,7,8,9,11,22,32,35,40,41]
+3V_S5	[3,7,8,9,10,11,15,28,30,31,34,35,41,42]
VIN	[22,33,34,35,37,38,39,40,41,42,43]
+5V_S5	[11,26,30,34,35,37,38,39]
+3V	[3,7,8,9,10,11,13,14,19,22,23,24,25,26,27,28,31,32,34,35,37,38,39,40,41]
+5VPCU	[30,34]



Quanta Computer Inc.
 PROJECT : ZQTA/ZQSA

Size	Document Number	Rev
	+1.05V (TPS51219)	1A
Date:	Friday, November 11, 2011	Sheet 36 of 44



TDC : 0.75A
PEAK : 1A
Width : 40mil


TDC : 0.38A
PEAK : 0.5A
Width : 20mil

+1.5V_SUS
1.5 Volt +/- 5%
TDC : 14.67A
PEAK : 18A
OCP : 20A
Width : 600mil

TDC : 0.38A
PEAK : 0.5A
Width : 20mil

OCP=20A
I ripple current
= (19-1.5) * 1.5 / (0.68u*400k*19)
= 5.079A
Vtrip=20 - (5.079/2) * 4.3mohm
= 0.07508V
Rlimit=0.07508/10uA*8=60.063Kohm

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF




Quanta Computer Inc.
PROJECT : ZQTA/ZQSA

Size	Document Number	Rev
	DDR 1.5V(TPS51216)	1A
Date:	Friday, November 11, 2011	Sheet 37 of 44

G0	G1	+VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

default 0.9V



+VCCSA
 TDC : 4.5A
 PEAK : 6A
 OCP : 7A
 Width : 180mil

Close to output cap



OCP=7A
 $I_{ripple} = (19 - 0.9) * 0.9 / (2.2u * 300K * 19)$
 = 1.299A
 $R_{th} = 14mohm * 8 * (7 - 0.65) / 10uA$
 = 71.125K
 Ipeak = 8.299A

Quanta Computer Inc.
 PROJECT : ZQTA/ZQSA

Size	Document Number	Rev
	VCCSA(RT8241DZ)	1A
Date:	Friday, November 11, 2011	Sheet 38 of 44






1013

	VID5	VID4	VID3	VID2	VID1	VID0
N13P-GL QS	1	0	1	1	0	0
N13P-GS QS	1	1	0	0	0	0
N13M-GS ES						




Quanta Computer Inc.
PROJECT : ZQTA/ZQSA


Size	Document Number	Rev
Date	Friday, November 11, 2011	1A
Sheet	39 of 44	





+1.8V
1.8 Volt +/- 5%
TDC : 1.61A
PEAK : 2A
Width : 60mil



Thermal protection




For EC control thermal protection (output 3.3V)



CHANGE LIST

Model	date	Description
ZASA/ZSQTA	9/26	page3 : add R511,R525,R527,R528,R529 for Discrete Only &PCH_JTAG_TDO net change pull-up from +3V_S5 to +1.05 rail
	9/27	Update power circuit Page19 : add C3777,C3778
	9/30	Page18 : add Q3508 for U7 GPU_THERMAL_ALERT net Page31 : Del CN1
	10/3	Page18 : add dGPU_ACDC# net to U7 GPIO04 & add R347 Page22 : add R557,R554 to pull-down & R548,R547 stuff for Discrete only Page25 : add R3693,C116 for ODD zero power circuit
	10/4	Page31 : CN8 add board id3 & board id4 net for touch pad ID control
	10/5	Page31 : CN8.2,CN8.3 add CLK_SDATA & CLK_SCLK net for touch pad & add R278,R279 Page15 : U41 Power rail change to +3V_GFX Page24 : Del Q16 no't support wake up function Page18 : add Q3509 for dGPU_ACDC# net Page31 : add L35,R3694,R3695 for touch pad 5V & 3V option & add R297,R295 Fan PWR option
	10/6	Page17 : IFPAB_PLLVDD rail change from +1.8V_GFX to +3V_GFX Page27 : U6 change footprint Page39 : PWR engineer add PQ3006,PQ3005 Page40 : PWR engineer Del PR193,PQ51,PQ54
	10/7	Page16 :add C3779,C3780 Page29 :add C542,C530 for EMI solution & C544 change to 4.7u 0603 type Page35 :PWR engineer add PC3037,PC3038,PC3039 Page35 :PWR engineer add PC3035,PC3036
	10/11	Page8 :add R376,R381,R393,R407,R421,R434 for Dual SPI ROM Page9 :U13 power rail change to +3V Page10 :SV_DET_NC net add R250 to pull-down Page27 :add R133,R235 Page30 :C443 change to 3528 type & add C366,R340 Page31 :CN2.27 pin change to +VGACORE Page32 :add R330,R328 pull-up +3VPCU for GPUT_CLK,GPUT_DATA net
	10/14	Page20 :add C3781,C3782,R3569,R3570,R3571,R3576 Page21 :add C3783,C3784,R3577,R3578,R3579,R3581

 Quanta Computer Inc. PROJECT : ZQTA/ZQSA	DOC NO.	PROJECT MODEL :	ZQTA/ZQSA	APPROVED BY:		DATE:
		PART NUMBER:		DRAWING BY:		REVISION:
Size Document Number Change list Date: Friday, November 11, 2011 Sheet 44 of 44	Rev 1A					