


MYALL2 Block Diagram

<http://hobi-elektronika.net>

Project Code	PCB
91.4G901.001	06203-MP



CPU DC/DC ISL6262 37 ~ 38	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 27A

SYSTEM DC/DC MAX8744 35	
INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 5V_S5

APL5331-KAC APL5912-KAC APL5308-25AC 40	
INPUTS	OUTPUTS
1D5V_S5 1D8V_S3 3D3V_S5 3D3V_S0	1D05V_S0 1D5V_S0 1D5V_S5 2D5V_S0

APW7057-KC TPS51100DGQ APL5331-KAC 41	
INPUTS	OUTPUTS
5V_S5 5V_S5 5V_S5 1D8V_S0	3D3V_S5 1D8V_S3 0D9V 1D2V_S0

CHARGER ISL6255 42	
INPUTS	OUTPUTS
DCBATOUT	BT+ 16.8V 3A

PCB Layer Stackup	
L1:	Signal 1
L2:	VCC
L3:	Signal 2
L4:	Signal 3
L5:	GND
L6:	Signal 4

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size: Document Number **MYALL2** Rev **MP**

Date: Tuesday, April 11, 2006 Sheet 1 of 57

ICH7M Integrated Pull-up and Pull-down Resistors

ICH7-M EDS 17837 1.5V1

EE_DIN,EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GPO17, PME#, LAD[3:0]#/FW[3:0]#, LAN_RXD[2:0]	ICH7 internal 20K pull-ups
LDRQ[0], LDRQ[1]/GPIO[41], PWRBTN#, TP[3]	
DD[7], DDREQ	ICH7 internal 11.5K pull-downs
ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT,ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS,SPI_ARB, SPI_CLK, SPKR,	
USB[7:0][P,N]	ICH7 internal 15K pull-downs
SATALED#	ICH7 internal 15K pull-up
LAN_CLK	ICH7 internal 100K pull-down

ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

ICH7M Functional Strap Definitions

page 16

Signal	Usage/When Sampled	Comment
ACZ_SDOUT	XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h)
ACZ_SYNC	PCIE bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
EE_CS	Reserved	This signal should not be pull high.
EE_DOUT	Reserved	This signal should not be pull low.
GNT2#	Reserved	This signal should not be pull low.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT5#/GPIO17#, GNT4#/GPIO48	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC.
DPRSLPVR	Reserved	This signal should not be pull high.
GPIO25	Reserved. Rising Edge of RSMRST#.	This signal should not be pull low.
INTVRMEN	Integrated VccSus1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05 VRM when sampled high
LINKALERT#	Reserved	Requires an external pull-up resistor.
REQ[4:1]#	XOR Chain Selection. Rising Edge of PWROK.	TBD, Chapter 8.
SATALED#	Reserved	This signal should not be pull low.
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH7 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.

54.050 2 Mhz/2.0CD *K Spread and Frequency Selection Table

SS3 Byte9 bit 7	SS2 bit6	SS1 bit5	SS0 bit4	Spread Amount%
0	0	0	0	-0.50 Down
0	0	0	1	-1.00 Down
0	0	1	0	-1.50 Down
0	0	1	1	-2.00 Down
0	1	0	0	-0.75 Down
0	1	0	1	-1.25 Down
0	1	1	0	-1.75 Down
0	1	1	1	-2.25 Down
1	0	0	0	+0.25 Center
1	0	0	1	+0.5 Center
1	0	1	0	+0.75 Center
1	0	1	1	+1.0 Center
1	1	0	0	+0.25 Center
1	1	0	1	+0.5 Center
1	1	1	0	+0.75 Center
1	1	1	1	+1.0 Center

page 3

PCI Routing

page 16

	IDSEL	INT -> PIRQ	REQ/GNT
7412	22	A->G, B->B, C->F, D->G'	0
MiniPCI	21	A/C B/D -> E	1

Calistoga Strapping Signals and Configuration

EDS 17050 0.71 page 7




Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCTRL_DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWROK in signal.




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Reference




Title	Reference		Rev
Size	Document Number	MYALL2	MP
Date:	Friday, March 24, 2006	Sheet 2 of	57



PCLK_FWH & PCLK_PCM need equal length



FSC	FSB	FSA	CPU	FSB
0	0	0	266M	X
0	0	1	133M	533M
0	1	0	200M	X
0	1	1	166M	667M
1	0	0	333M	X
1	0	1	100M	X
1	1	0	400M	X
1	1	1	Reserved	X






緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Clock Generator ICS954305D**

Size: Document Number **MYALL2** Rev **MP**

Date: Thursday, March 30, 2006 Sheet 3 of 57









緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (2 of 2)
Size	Document Number		Rev
MYALL2			MP
Date:	Thursday, March 30, 2006		Sheet 5 of 57



Place them near to the chip (< 0.5")

for calistoga configuration



When High 1k Ohm

CFG6:
0=Moby Dick ,1=Calistoga (default)


When Low choice lower than 3.5k Ohm

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GMCH (2 of 5)**

Size	Document Number	Rev
	MYALL2	MP

Date: Thursday, March 30, 2006 Sheet 7 of 57




緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GMCH (3 of 5)**

Size: Document Number **MYALL2** Rev: **MP**


Date: Thursday, March 30, 2006 Sheet 8 of 57




緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		GMCH (4 of 5)	
Size	Document Number	Rev	MP
Date: Friday, March 24, 2006		Sheet 9	of 57

Divide by Trace (Layout Rule approve)



緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: GMCH (5 of 5)			
Size	Document Number	Rev	MP
	MYALL2		
Date: Friday, March 24, 2006	Sheet 10	of 57	








DDR2-200P-23-GP
62.10017.A71
High 9.2mm

High 5.2mm




PARALLEL TERMINATION

Decoupling Capacitor






LCD/INVERTER CONN




LED BD CONN




errite bead impedance: 10 ohm@100MHz



Layout Note:
Place these resistors
close to the CRT-out
connector



Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.





Hsync & Vsync level shift




DDC_CLK & DATA level shift

TV CONN



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CRT/TV Connector	
Size	Document Number	Rev	MP
Date: Thursday, March 30, 2006		Sheet 14 of 57	



2nd source: 20.D0198.103

Open R179 for Dothan A step
Shunt for Dothan B step
& all Yonah

Layout Note: R568 needs to be placed
within 2" of ICH7, R568 must be placed
within 2" of R169 w/o stub.

Placement Note:
Distance between the ICH-7 M and cap on the "P" signal
should be identical distance between the ICH-7 M and cap
on the "N" signal for same pair.


	INTVLMEN
Enable	1
Disable	0

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH7-M (1 of 4)**

Size: Document Number: **MYALL2** Rev: **MP**

Date: Thursday, March 30, 2006 Sheet 15 of 57



Layout Note:
PCIe AC coupling caps
need to be within 250 mils of the driver.

USB	
Pair	Device
0	USB2
1	MINIC1
2	USB3
3	USB4
4	NC
5	USB1
6	CAMERA
7	BLUETOOTH

Default: H


	GNT5#	GNT4#
LPC	H	H
PCI	H	L
SPI	L	H

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH7-M (2 of 4)**

Size: Document Number: **MYALL2** Rev: **MP**

Date: Thursday, March 30, 2006 Sheet 16 of 57



*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail

Layout Note: Place near ICH7

Layout Note: PCI decoupling




Layout Note: Place near AB3


Layout Note: IDE decoupling


緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: ICH7-M (3 of 4)		
Size:	Document Number:	Rev: MP
MYALL2		
Date: Friday, March 24, 2006	Sheet: 17	of 57

U65E		
A4	VSS[1]	VSS[98]
A23	VSS[2]	VSS[99]
B1	VSS[3]	VSS[100]
B8	VSS[4]	VSS[101]
B11	VSS[5]	VSS[102]
B14	VSS[6]	VSS[103]
B17	VSS[7]	VSS[104]
B20	VSS[8]	VSS[105]
B26	VSS[9]	VSS[106]
B28	VSS[10]	VSS[107]
C2	VSS[11]	VSS[108]
C6	VSS[12]	VSS[109]
C27	VSS[13]	VSS[110]
D10	VSS[14]	VSS[111]
D13	VSS[15]	VSS[112]
D18	VSS[16]	VSS[113]
D21	VSS[17]	VSS[114]
D24	VSS[18]	VSS[115]
E1	VSS[19]	VSS[116]
E2	VSS[20]	VSS[117]
E4	VSS[21]	VSS[118]
E8	VSS[22]	VSS[119]
E15	VSS[23]	VSS[120]
F3	VSS[24]	VSS[121]
F4	VSS[25]	VSS[122]
F5	VSS[26]	VSS[123]
F12	VSS[27]	VSS[124]
F27	VSS[28]	VSS[125]
F28	VSS[29]	VSS[126]
G1	VSS[30]	VSS[127]
G2	VSS[31]	VSS[128]
G5	VSS[32]	VSS[129]
G6	VSS[33]	VSS[130]
G9	VSS[34]	VSS[131]
G14	VSS[35]	VSS[132]
G18	VSS[36]	VSS[133]
G21	VSS[37]	VSS[134]
G24	VSS[38]	VSS[135]
G25	VSS[39]	VSS[136]
G26	VSS[40]	VSS[137]
H3	VSS[41]	VSS[138]
H4	VSS[42]	VSS[139]
H5	VSS[43]	VSS[140]
H24	VSS[44]	VSS[141]
H27	VSS[45]	VSS[142]
H28	VSS[46]	VSS[143]
J1	VSS[47]	VSS[144]
J2	VSS[48]	VSS[145]
J5	VSS[49]	VSS[146]
J24	VSS[50]	VSS[147]
J25	VSS[51]	VSS[148]
J26	VSS[52]	VSS[149]
K24	VSS[53]	VSS[150]
K27	VSS[54]	VSS[151]
K28	VSS[55]	VSS[152]
L13	VSS[56]	VSS[153]
L15	VSS[57]	VSS[154]
L24	VSS[58]	VSS[155]
L25	VSS[59]	VSS[156]
L26	VSS[60]	VSS[157]
M3	VSS[61]	VSS[158]
M4	VSS[62]	VSS[159]
M5	VSS[63]	VSS[160]
M12	VSS[64]	VSS[161]
M13	VSS[65]	VSS[162]
M14	VSS[66]	VSS[163]
M15	VSS[67]	VSS[164]
M16	VSS[68]	VSS[165]
M17	VSS[69]	VSS[166]
M24	VSS[70]	VSS[167]
M27	VSS[71]	VSS[168]
M28	VSS[72]	VSS[169]
N1	VSS[73]	VSS[170]
N2	VSS[74]	VSS[171]
N5	VSS[75]	VSS[172]
N6	VSS[76]	VSS[173]
N11	VSS[77]	VSS[174]
N12	VSS[78]	VSS[175]
N13	VSS[79]	VSS[176]
N14	VSS[80]	VSS[177]
N15	VSS[81]	VSS[178]
N16	VSS[82]	VSS[179]
N18	VSS[83]	VSS[180]
N19	VSS[84]	VSS[181]
N24	VSS[85]	VSS[182]
N25	VSS[86]	VSS[183]
N26	VSS[87]	VSS[184]
P3	VSS[88]	VSS[185]
P4	VSS[89]	VSS[186]
P12	VSS[90]	VSS[187]
P13	VSS[91]	VSS[188]
P14	VSS[92]	VSS[189]
P15	VSS[93]	VSS[190]
P16	VSS[94]	VSS[191]
P17	VSS[95]	VSS[192]
P24	VSS[96]	VSS[193]
P27	VSS[97]	VSS[194]


ICH7-M-GP
KI.80101.017




 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
ICH7-M (4 of 4)	
Size	Document Number
MYALL2	
Date: Thursday, March 30, 2006	Sheet 18 of 57




CD-ROM Connector



For HDD & SATA both





HDD Connector



SATA PN : 20.F0794.066
PATA PN : 20.E0021.222

SATA Connector



? 0 Ohms close to SATA2 Connector








Dummy when use IDE

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **HDD and CDROM**

Size: Document Number **MYALL2** Rev **MP**



Date: Thursday, March 30, 2006 Sheet 20 of 57



BLUETOOTH MODULE




EC21 put near BLUE1 / all USB put one choke near connector by EMI request










MDC 1.5 CONNECTOR

CHANGE TO AZ



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			
USB / MDC / BLUETOOTH			
Size	Document Number	Rev	
	MYALL2	MP	
Date: Thursday, March 30, 2006	Sheet 21	of 57	



- 16 ICH_PME# >>> ICH_PME#
- 7,16,18,26,31,32,34,46,51 PLT_RST1# >>> PLT_RST1#
- 16 PCIE_TXP1 >>> PCIE_TXP1
- 16 PCIE_TXN1 >>> PCIE_TXN1
- 16 PCIE_TXN1 >>> CLK_PCIE_LAN
- 3 CLK_PCIE_LAN >>> CLK_PCIE_LAN#
- 3 CLK_PCIE_LAN# >>> PCIE_RXP1
- 16 PCIE_RXP1 >>> PCIE_RXN1
- 16 PCIE_RXN1 >>> PCIE_RXN1


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **RTL8111B**



Size: Document Number **MYALL2** Rev: **MP**

Date: Thursday, March 30, 2006 Sheet 22 of 57

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.



10/100/1000Mbps Lan Transformer




B2: YELLOW
A1: ORANGE
A3: GREEN

3D3V_S5 add 0.1u near LAN1 by EMI request


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LAN CONN			
Size	Document Number MYALL2		Rev MP
Date	Thursday, March 30, 2006		Sheet 23 of 57


C782 should close Pin-P15 and Pin-R17.






- * All 1394 signals must be routed on top side only
- * Differential pairs of each ports should have equal trace length
- * Stubs must be keep as short as possible

Bypass/Decuppling Capacitors
Should be places as close to
PCI7412 as possible





緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title TI PCI7412 (2 of 2)	
Size	Document Number MYALL2
Date	Thursday, March 30, 2006
Rev	MP
	Sheet 25 of 57




XD
MS / MS PRO
SD / SD IO / MMC

CARD-PUSH-41P-GP-U
20.10036.001
CardReader

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehchih, Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
MINI CARD / 1394 / CARD READER			MP
Size	Document Number	MYALL2	
Date:	Friday, March 31, 2006	Sheet	26 of 57



PCMCIA Socket




Place close to pin 19.
C744 DUMMY-C2


Clock AC termination
33MHz clock for 32-bit
Cardbus card I/F

Cardbus I/F




Power switch






http://hobi-elektronika.net

AUDIO OP AMPLIFIER




LINE IN




KBC_MUTE_GPIO8

LINE OUT





Internal Speaker



1st source: 20.D0197.104




MIC IN




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title	AUDIO AMP AND JACK	
Size	Document Number	Rev
	MYALL2	MP
Date	Thursday, March 30, 2006	Sheet 29 of 57

16,24,25 PCI_AD[31..0] <<< PCI_AD[31..0]






A4 for the internal pull-up resistors on XIOCS[F:0] pins==>High=enable, Low=Disable
 A4 for DMRB==>High=Disable, Low=Enable
 A5 for EMWB==>High=Enable, Low=Disable
 GPIO05 for Clock test mode==>High=test Mode [Low=32KHz clock in normal running (Recommended)]
 GPIO06 for DPLL test mode==>High=Test Mode [Low=Normal operation (Recommended)]






Connecting a 10 K external pull-down resistor makes the base address sample low, setting the Index-Data pair at 2Eh-2Fh.



VISHAY FIR/CIR Module


- Layout Guide:
 (1) FIR_3D3V : 30 mils,
 (2) C583, C581 close to U32
 Place C581, C583 near Pin1 and Pin6







EMI Bypass cap.








72.29800.0F9 FOR LEAD FREE ROM SIZE MAX. 1MB



緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title BIOS	
Size	Document Number MYALL2 Rev MP
Date: Thursday, March 30, 2006	Sheet 34 of 57





Aux Power
3D3V_AUX_S5




緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RUN POWER and 3D3V_AUX_S5			
Size	Document Number		Rev
	MYALL2		MP
Date:	Thursday, March 30, 2006	Sheet	35 of 57


CPU_CORE
Intersil ISL6262




ISL6269_VGA_Core 1D0V




0D9V_S3




Charger_ISL6255



Adapter






Place close to phase 1 choke

Place close to phase 1 choke

When test without cpu, change to 0 ohms


If VCC_SENSE and VSS_SENSE pins have pulled resistors to VCC_CORE_S0 ==> Remove R44/R45/R46/R47.

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
緯創資通 Wistron Corporation	
CPU Vcore Power_1	
Title	CPU Vcore Power_1
Size	Document Number
Date: Thursday, March 30, 2006	MYALL2
Sheet 37	of 57
Rev	MP




I_{omax}=44A

If VCC_SENSE and VSS_SENSE pins have pulled resistors to VCC_CORE_S0
 ==> Remove R44/R45/R46/R47.



	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	280k/CH1 430k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	switcher OFF	not use	Switchchr ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on



For TPS51120, Vout=5V

- If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
- If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
- If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V

- If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
- If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
- If you use a 2.5uH inductor, the minimum ESR is 27m ohm.




$$V_{out} = 1V \cdot (R1 + R2) / R2$$

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **3D3V S5 & 5V S5**


Size: Document Number **MYALL2** Rev **MP**

Date: Thursday, March 30, 2006 Sheet 39 of 57



$I_{oc} = 40\mu A * I_{oc} / R_{ds}$
 Roc close high side MOS Drain pin





ID = 10A @
VGS = 10V

ACSET Threshold 1.27V typ.
ACSET > 1.29V Max. --> AC
DETECT

ICHG : 3S2P = 3.2A
IPRE_CHG = 200mA

ISOURCE_MAX = (((ACLIM/VREF)*0.05+0.05)/Rsense)
Adaptor is 65W/19V : I_LIMIT = 2.9A (85%)

VADJ	Cell voltage
VREF	4.41V/cell
Float	4.20V/cell
GND	3.99V/cell

CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CHARGER ISL6255**

Size: Document Number **MYALL2** Rev **MP**

Date: Thursday, March 30, 2006 Sheet 42 of 57

(Power Team)

Adaptor in to generate DCBATOUT





BATTERY CONNECTOR



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD/BATT CONN**


Size: Document Number **MYALL2** Rev: **MP**

Date: Thursday, March 30, 2006 Sheet 43 of 57






$$V_{out} = 0.75V * (R1 + R2) / R2$$



$$V_{out} = 0.75V * (R1 + R2) / R2$$



Panasonic V Size 330uF 2V
ESR=9mohm, Iripple=3.0A

	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	346k/CH1 423k/CH2


<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 / NVDD/1D2V**





Size: Document Number **MYALL2** Rev **MP**



Date: Thursday, March 30, 2006 Sheet 45 of 57




緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: G72M PCIE		
Size: Document Number	MYALL2	Rev: MP
Date: Thursday, March 30, 2006	Sheet: 46	of: 57








Decoupling for left MEMORY
Place around the MEM




Decoupling for right MEMORY
Place around the MEM









Decoupling for left MEMORY
Place around the MEM





Decoupling for right MEMORY
Place around the MEM






4 OF 14



STRAPS, Mechanical Parts

Hynix256MB :	R364_0	R93_1	R86_1	R91_1
Hynix128MB :	R364_0	R370_0	R86_1	R91_1
Hynix64MB :	R85_1	R370_0	R86_1	R91_1
Infineon256MB :	R364_0	R93_1	R86_1	R369_0
Infineon128MB :	R364_0	R370_0	R86_1	R369_0
Infineon64MB :	R85_1	R370_0	R86_1	R369_0










51	MIOA_D0	<<	MIOA_D0
51	MIOA_D1	<<	MIOA_D1
51	MIOA_D6	<<	MIOA_D6
51	MIOA_D8	<<	MIOA_D8
51	MIOA_D9	<<	MIOA_D9
51	MIOB_D0	<<	MIOB_D0
51	MIOB_D1	<<	MIOB_D1
51	MIOB_D3	<<	MIOB_D3
51	MIOB_D4	<<	MIOB_D4
51	MIOB_D5	<<	MIOB_D5
51	MIOB_D7	<<	MIOB_D7
51	MIOB_D8	<<	MIOB_D8
51	MIOB_D9	<<	MIOB_D9
51	MIOB_D11	<<	MIOB_D11

Bit Signal	Values
MIOA_D1: SUB_VENDOR	0 NO_BIOS 1 READ FROM BIOS
MIOB_D0: RAM_CFG_0	0000 RFU 0001 8Mx32 BGA 1.8V 0010 RFU 0011 RFU 0100 4Mx32 BGA 1.8V 0101 RFU 0110 RFU 0111 RFU 0011 16MX16
MIOB_D1: RAM_CFG_1	1000 RFU 1001 RFU 1010 RFU 1011 RFU 1100 RFU 1101 RFU 1110 RFU 1111 RFU
MIOB_D8: RAM_CFG_2	
MIOB_D9: RAM_CFG_3	
MIOB_D2: CRYSTAL_0	00 13.500 MHz 01 14.31818 MHz 10 27.000 MHz 11 UNKNOWN
MIOB_D6: CRYSTAL_1	
MIOA_D7: TV_MODE_0	00 SECAM 01 NTSC 10 PAL 11 CRT
MIOA_D10: TV_MODE_1	
MIOB_D4: PCI_DEVID_0	
MIOB_D5: PCI_DEVID_1	1000 (default 0x00FC)
MIOB_D3: PCI_DEVID_2	
MIOB_D11: PCI_DEVID_3	0111 G72MV
MIOA_D0: PEX_PLL_EN_TERM100	0 ENABLED 1 DISABLED
MIOA_D6: 3GIO_PADCFG_LUT_ADDR[0]	0 DESKTOP 1 MOBILE
MIOA_D8: 3GIO_PADCFG_LUT_ADDR[1]	
MIOA_D9: 3GIO_PADCFG_LUT_ADDR[2]	010 DEFAULT
MIOB_D7: MOBILE_GPIO	0 GPIO_PULLDN 1 GPIO_FLOAT


For MEM strapping, Please use below table:

RAM_CFG[3:0]	Config	FB Bus Width	Definitions
0000	16Mx16 DDR2	64-bit	Elpida
0001	16Mx16 DDR2	64-bit	Samsung
0010	16Mx16 DDR2	64-bit	Infineon
0011	16Mx16 DDR2	64-bit	Hynix
0100	32Mx16 DDR2	64-bit	Elpida
0101	32Mx16 DDR2	64-bit	Samsung
0110	32Mx16 DDR2	64-bit	Infineon
0111	32Mx16 DDR2	64-bit	Hynix

49.50 FBADj[63..0] <<> FBADj[63..0]




PLACE BELOW GPU



FBA_A[12..0] <<> FBA_A[12..0] 49.50

FBB_A[5..2] 50

SB




緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: G72M MEMORY IF 1

Size	Document Number	Rev
	MYALL2	MP

Date: Thursday, March 30, 2006 Sheet 54 of 57




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
 Taipei Hsein 221, Taiwan, R.O.C.

File: **G72M MEMORY IF 2**

Size	Document Number	Rev
	MYALL2	MP

Date: Friday, March 24, 2006 Sheet 55 of 57



http://hobi-elektronika.net

- 5V_S5_G913 chnge to 5V_AUX_S5 =====> 1229
- Bluetooth USB change to port 7 =====> 1229
- Add CPU frequency selection resistor =====> 1229
- Change LVDS connector =====> 1229
- Change C435 from 1uF to 0.47uF and for pop noise =====> 1230
- Change T7 and T8 from 68uF to 22uF for pop noise =====> 1230
- Add 579 ~ R584 / Q35 and Q36 for pop noise =====> 1230
- Power change 1D05V_S0 and 1D5V_S0 power source =====> 0102
- Power change 5D_PWR and 3D3V_PWR power source =====> 0107
- R427 DY for PCIE bus clock =====> 0107
- Delete Q14 / R543 / R254 for boot up =====> 0107
- Power change R505 from 3.01K to 3.24K =====> 0107
- Power change R142 from 2.21K to 8.2K =====> 0107
- Power change R122 from 56.2K to 73.2K =====> 0107
- Change R68 from 37ohm to 40.2ohm and R61 from 37ohm to 30ohm =====> 0107
- Delete R401 for UMA boot up short =====> 0107
- ME change TVOUT1 material from 22.10021.F41 to 22.10021.H61 =====> 0107
- R568 DY for CIR working =====> 0109
- Swap CARD1 pin18 and pin19 =====> 0110
- Power change C699 from 510P/50V to 470P/50V =====> 0111
- Power change R397 and R399 from resister to gap-close =====> 0111
- Remove R392 / R393 / C560 / R62 / R92 / R123 =====> 0111
- Add R615 for G72 SS =====> 0111
- Dummy G72 external thermal sensor U26 / R351 / R352 / C534 =====> 0111
- Add G72 strapping MIOA_D0 R614 with dummy =====> 0111
- EMI add capacitor EC66 ~ EC69 for 1000P/16V and EC70 ~ EC78 for 0.1U/16V =====> 0111
- Power change R480 from 6.2K to 8.2K =====> 0112
- Delete R533 and R534 for cardreader detect =====> 0112
- Delete R210 for 1D5V_S0 power rail =====> 0112
- Power delete R407 0 ohm =====> 0112
- Add TC34 ~ TC38 for U39_G72 =====> 0112
- Remove R362 =====> 0112
- Change R282 and R283 from 22 ohm to 2.2K for internal mic record function failure =====> 0112
- Change R306 / R308 / R313 / R311 from 47 ohm to 0 ohm for Hsync and Vsync input =====> 0112
- Change R379 / R380 / R377 / R378 / R382 / R383 from 47 ohm to 0 ohm for TV input =====> 0112
- Change CIR pull hi voltage from 5V to 3D3V =====> 0113
- Delete G2 pad =====> 0113
- Add GIGA LAN reset trace =====> 0113
- Power change 1D5V power source =====> 0117
- Power change NVVDD power source =====> 0117
- Power add 1D5V power switching =====> 0117
- Change C774 and C776 from 12pF to 15pF =====> 0119
- Change C640 and C648 from 20pF to 27pF =====> 0119
- Change C722 and C737 from 4.7pF to 2.7pF =====> 0119
- Change C42 and C44 from 22pF to 18pF =====> 0119
- Power delete R633 and pull hi voltage =====> 0119
- Power delete TC39, TC43 and change TC41, TC42 to 79.33719.20C =====> 0120
- Add CRT detect circuit =====> 0119
- Change R594 pull hi voltage from 3D3V_S0 to 3D3V_S5 for S3 wake up issue =====> 0123
- Power change material L44 and L46 from 68.3R310.20A to 68.4R710.20D
L45 from 68.3R310.20A to 68.2R210.20B =====> 0123
- Power change R480 from 8.2K to 12K =====> 0124
- Power change capacitor material from 78.10699.42L to 78.10622.53L as C685 ~ C692 =====> 0125
- Delete U57 / C671 / C675 / C656 / C663 / U8 / D12 / D13 / C306 / R218 / R219 for don't boot up with battery only =====> 0205
- Change R59 from 100K to 8.2K and add R649 / R650 for don't boot up with battery only =====> 0205

- Change T27 / TC34 / C44 / U34 from 22U / 27U / 10U to 10U for reception system require have "BO" sound =====> 0208-PD
- EMI Change U1 and U7 materials from C528 / G556 to TPS001 / TR2061 =====> 0208-PD
- Add R651 0 ohm for vendor test =====> 0208-PD
- Add R652 0 ohm for camera voltage =====> 0209-PD
- Add R653 / Q37 / Q38 for quick discharge of 5V_S0 / 3D3V_S0 / 1D8V_S0 =====> 0209-PD
- Change DIMM connector from 62.10017.741(DM1)/62.10017.751(DM2) to 62.10017.691(DM1)/62.10017.A71(DM2) =====> 0209-PD
- Change G72 DACB net of DACA_VDD / DACA_VREF / DACA_RSET to DACB_VDD / DACB_VREF / DACB_RSET =====> 0209-PD
- Delete R230 and C317 for non-delay RSMRST# =====> 0210-PD
- Stuff R285 for internal mic record issue =====> 0210-PD
- Change C541 and C544 from 27pF to 22pF with 18pF =====> 0210-PD
- Change HDD1/ODD1/TVOUT1/TVIN1/LOUT1 symbol =====> 0210-PD
- Delete R330 for BAT_IN# double pull hi issue =====> 0213-PD
- EMI add EC79 ~ EC87 for 1D8V_S3 and EC88 ~ EC90 for DDR_VREF_S0 =====> 0213-PD
- Add U84/C846/R654/R655/R656/L47 for camera function =====> 0213-PD
- EMI add spring GND1 ~ GND3 =====> 0213-PD
- Change TVOUT1 symbol for don't display TV issue =====> 0214-PD
- Power change C805 and C806 from 51120_GND to GND =====> 0220-PD
- Change DC1material from 22.10037.C51(yellow power jack) to 22.10037.C61(blue power jack) =====> 0223-PD
- Power change C466 from 0.1uF to 0.01uF for U19 burned issue =====> 0303-PD
- Power change material U47 / U48 / U53 / U54 from 84.07807.F37 to 84.06690.F37
U49 / U50 / U51 / U52 from 84.07805.A37 to 84.06676.A37 for burned issue =====> 0306-PD
- Power change R523 / C738 from 3.57K / 5600pF to 4.42K / 47pF =====> 0306-MP
- Charger change R19 from 15.8K to 130K =====> 0307-MP
- Charger change R22 from 100K to 499K and add R657 124K / Q39 2N7002 for 6 cell 3.2A with 8 cell 3.8A issue =====> 0309-MP
- Acer suggestion change JK1 AV-IN connector from 62.10059.011 to 20.90045.001 and delete R292 / R293 =====> 0315-MP
- Change CRT1 / Q35 / Q36 footprint for SMT issue =====> 0317-MP
- Change LED5 driver voltage from 5V_S0 to 3D3V_S0 for light leak issue =====> 0317-MP
- Delete dual layout of dummy of L47 / L28 / L33 / L39 / L15 / L18 =====> 0317-MP
- Short 0 ohm with pad =====> 0320-MP
S : R89 / R418 / R225 / R537 / R316 / R5 / R52 / R51 / R333 / R345 / R335 / R651 / R558 / R559 / R532 / R285 / R649 / R650
/ R49 / R448 / R204 / R437 / R96 / R562 / R410 / R211 / R208 / R177 / R406 / R194 / R237 / R226 / R245 / R243 / R322 / R326
/ R327 / R425 / R444 / R495 / R496 / R560 / R616
P : R515 / R516 / R491 / R492 / R494 / R482 / R485 / R486 / R487 / R517 / R506 / R508 / R510 / R511 / R591 / R589 / R592
/ R593 / R596 / R598 / R603 / R600 / R246 / R247 / R623 / R626 / R624 / R42
- Power change materials for high frequency noise issue =====> 0324-MP
A. add TC45 ~ TC50
B. dummy C691 / C692 / C689 / C685 / C686 / C688
C. delete C797 / C798 / C808 / C809
- Power change material TC23 from 79.3371T.30L to 80.22716.L08 and L42 / L43 from 68.4R750.10Z to 68.4R71A.10P =====> 0324-MP
- Change C29 material from 78.10491.4FL to 78.10520.5FL for hot plug don't boot up issue =====> 0328-MP
- Change BOM level that add 1394 / TVIN / TVOUT / IR function =====> 0331-MP
- ME change 1394 connector material from 62.10027.121 to 62.10027.561 for RoSH issue =====> 0331-MP

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HISTORY			
Size	Document Number	Rev	MP
	MYALL2		
Date:	Friday, March 31, 2006	Sheet	57 of 57