

Compal Confidential

NEW71/91 M/B Schematics Document

Intel Arrandale Processor with DDRIII + Ixex Peak-M
NV N11P-GV2H

2009-12-23

REV: 0.1


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	NEW71/91 M/B LA-5893P Schematic	0.1
				Date:	Wednesday, December 23, 2009	Sheet 1 of 56

Compal Confidential

Model Name : NEW71/91
File Name : LA5893P

Fan Control
page 41

Clock Generator
IDT: 9LVS3199AKLFT
Realtek: RTM890N-631-VB-GRT
133/120/100/96/14.318MHZ to PCH
page 12



Security Classification	Compal Secret Data	
Issued Date	2009/08/01	Deciphered Date
		2010/08/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS, MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title			
Block Diagrams			
Size	Document Number	Rev	
B	NEW71/91 M/B LA-5893P Schematic	0.1	
Date:	Friday, December 18, 2009	Sheet	2 of 56

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for Arrandale GPU (only for arrandaleCPU)	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VTTP to +1.05VS_VTT switched power rail for ARD CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VTT to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3V	+3VALW to +3V power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5V	+5VALW to +5V switched power rail for PCH (Short resistor)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON*

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011Xb		

PCH SM Bus address

Device	Address
Clock Generator (9LVS3199AKLFT, RTM890N-631-VB-GRT)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

BOM Config	
NEW71 SKU DISCTETE ONLY	BT@,3G@,DIS@,DIS ONLY@,NonSG@,71@,X7621@,XDP@
NEW91 SKU DISCTETE ONLY	BT@,3G@,DIS@,DIS ONLY@,NonSG@,91@,X7621@,XDP@

VRAM BOM Config

X7621@: X76198BOL21 ALT. GROUP PARTS 1G SAM

X7622@: X76198BOL22 ALT. GROUP PARTS 1G HYN

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
UMA	UMA@
UMA Only	UMA ONLY@
Discrete	DIS@
Discrete Only	DIS ONLY@
VRAM	X76@
Switchable	SG@
Connector	CONN@
3G	3G@
Blue Tooth	BT@
Unpop	@
XDP	XDP@
NonSG	NonSG@
NEW71	71@
NEW91	91@

VRAM P/N :







Samsung : SA000035720 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA ABO!)

Hynix : SA000032420 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA ABO!)

USB Port Table


USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB/B (Right Side)
		1	USB Port (Left Side)
	UHCI1	2	USB/B (Right Side)
		3	
		4	
	UHCI2	5	
		6	
EHCI2	UHCI3	7	
		8	Camera
	UHCI4	9	Card Reader
		10	SIM Card
	UHCI5	11	Blue Tooth
		12	Mini Card(WLAN)
		13	Mini Card(GPS)

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Size B	Document Number	Rev	NEW71/91 M/B LA-5893P Schematic 0.1	
Date:	Tuesday, December 22, 2009	Sheet	3	of 56



eDP Signals Mapping

eDP Signal	PEG Singals	Lane Reversal
eDP_TX0	PEG HTX_C_GRX_P15	PEG HTX_C_GRX_P0
eDP_TX#0	PEG HTX_C_GRX_N15	PEG HTX_C_GRX_N0
eDP_TX1	PEG HTX_C_GRX_P14	PEG HTX_C_GRX_P1
eDP_TX#1	PEG HTX_C_GRX_N14	PEG HTX_C_GRX_N1
eDP_TX2	PEG HTX_C_GRX_P13	PEG HTX_C_GRX_P2
eDP_TX#2	PEG HTX_C_GRX_N13	PEG HTX_C_GRX_N2
eDP_TX3	PEG HTX_C_GRX_P12	PEG HTX_C_GRX_P3
eDP_TX#3	PEG HTX_C_GRX_N12	PEG HTX_C_GRX_N3
eDP_AUX	PEG GTX_C_HRX_P13	PEG GTX_C_HRX_P2
eDP_AUX#	PEG GTX_C_HRX_N13	PEG GTX_C_HRX_N2
eDP_HPD#	PEG GTX_C_HRX_P12	PEG GTX_C_HRX_P3



CheckList 0.8 1.22
Auburndale Graphics Disable

CFG0 - PCI-Express Configuration Select

*1:Single PEG
0:Bufication enabled

CFG3 - PCI-Express Static Lane Reversal

*1 :Normal Operation
0 :Lane Numbers Reversed
15 > 0, 14 > 1, ...

CFG4 - Display Port Presence

*1:Disabled; No Physical Display Port attached to Embedded Display Port
0:Enabled; An external Display Port device is connected to the Embedded Display Port

**Default

Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	PROCESSOR (1/6) DMI,FDI,PEG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPENS DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
Date:	Tuesday, December 22, 2009	Sheet	4	of	56

10 DDR_A_D[0..63]
 10 DDR_A_DM[0..7]
 10 DDR_A_DQS[0..7]
 10 DDR_A_DOS[0..7]
 10 DDR_A_MA[0..15]

JCPU1C

DDR A D0 A10
 DDR A D1 C10
 DDR A D2 C7
 DDR A D3 A7
 DDR A D4 B10
 DDR A D5 D10
 DDR A D6 E10
 DDR A D7 A8
 DDR A D8 D8
 DDR A D9 F10
 DDR A D10 E6
 DDR A D11 SA_DQ[10]
 DDR A D12 E9
 DDR A D13 B7
 DDR A D14 E7
 DDR A D15 C6
 DDR A D16 H10
 DDR A D17 G8
 DDR A D18 K7
 DDR A D19 J8
 DDR A D20 G7
 DDR A D21 G10
 DDR A D22 J7
 DDR A D23 J10
 DDR A D24 L7
 DDR A D25 M6
 DDR A D26 M8
 DDR A D27 L9
 DDR A D28 L6
 DDR A D29 K8
 DDR A D30 N8
 DDR A D31 P9
 DDR A D32 AH5
 DDR A D33 AF5
 DDR A D34 AK6
 DDR A D35 AK7
 DDR A D36 AF6
 DDR A D37 AG5
 DDR A D38 AJ7
 DDR A D39 AJ6
 DDR A D40 AJ10
 DDR A D41 AJ9
 DDR A D42 AL10
 DDR A D43 AK12
 DDR A D44 AK8
 DDR A D45 AL7
 DDR A D46 AK11
 DDR A D47 AL8
 DDR A D48 AN8
 DDR A D49 AM10
 DDR A D50 AR11
 DDR A D51 AL11
 DDR A D52 AM9
 DDR A D53 AN9
 DDR A D54 AT11
 DDR A D55 AP12
 DDR A D56 AM12
 DDR A D57 AN12
 DDR A D58 AM13
 DDR A D59 AT14
 DDR A D60 AT12
 DDR A D61 AL13
 DDR A D62 AR14
 DDR A D63 AP14
 SA_DQ[63]

DDR SYSTEM MEMORY A

SA_CK[0] AA6
 SA_CK#0 AA7
 SA_CKE[0] P7
 SA_CK[1] Y6
 SA_CK#1 Y5
 SA_CKE[1] P6
 SA_CS#0 AE2
 SA_CS#1 AE8
 SA_ODT[0] AD8
 SA_ODT[1] AF9
 SA_DM[0] B9
 SA_DM[1] D7
 SA_DM[2] L7
 SA_DM[3] M7
 SA_DM[4] AG6
 SA_DM[5] AM7
 SA_DM[6] AN10
 SA_DM[7] AN13
 SA_DQS#0 C9
 SA_DQS#1 C8
 SA_DQS#2 C49
 SA_DQS#3 CAH7
 SA_DQS#4 CAK9
 SA_DQS#5 CAP11
 SA_DQS#6 CAT13
 SA_DQS#7
 SA_DOS[0] C8
 SA_DOS[1] F9
 SA_DOS[2] H9
 SA_DOS[3] M9
 SA_DOS[4] AH8
 SA_DOS[5] AK10
 SA_DOS[6] AN11
 SA_DOS[7] AR13
 SA_MA[0] Y3
 SA_MA[1] W1
 SA_MA[2] AA8
 SA_MA[3] VA3
 SA_MA[4] VA4
 SA_MA[5] VA9
 SA_MA[6] V8
 SA_MA[7] T1
 SA_MA[8] Y9
 SA_MA[9] U6
 SA_MA[10] AD4
 SA_MA[11] T2
 SA_MA[12] U3
 SA_MA[13] AG8
 SA_MA[14] T3
 SA_MA[15] V9
 SA_CAS# AE1C
 SA_RAS# AB3C
 SA_WE# AE9C
 DDR A CLKO 10
 DDR A_CLK0# 10
 DDR A_CKE0 10
 DDR A_CLK1 10
 DDR A_CKE1 10
 DDR A_CS0# 10
 DDR A_CS1# 10
 DDR A_ODT0 10
 DDR A_ODT1 10
 DDR A_DM0
 DDR A_DM1
 DDR A_DM2
 DDR A_DM3
 DDR A_DM4
 DDR A_DM5
 DDR A_DM6
 DDR A_DM7
 DDR A_DQS#0
 DDR A_DQS#1
 DDR A_DQS#2
 DDR A_DQS#3
 DDR A_DQS#4
 DDR A_DQS#5
 DDR A_DQS#6
 DDR A_DQS#7
 DDR A_DOS0
 DDR A_DOS1
 DDR A_DOS2
 DDR A_DOS3
 DDR A_DOS4
 DDR A_DOS5
 DDR A_DOS6
 DDR A_DOS7
 DDR A_MA0
 DDR A_MA1
 DDR A_MA2
 DDR A_MA3
 DDR A_MA4
 DDR A_MA5
 DDR A_MA6
 DDR A_MA7
 DDR A_MA8
 DDR A_MA9
 DDR A_MA10
 DDR A_MA11
 DDR A_MA12
 DDR A_MA13
 DDR A_MA14
 DDR A_MA15

IC_AUB_CFD_rPGA,R1P0
 CONN@

11 DDR_B_D[0..63]
 11 DDR_B_DM[0..7]
 11 DDR_B_DQS[0..7]
 11 DDR_B_DOS[0..7]
 11 DDR_B_MA[0..15]

JCPU1D

DDR B D0 B5
 DDR B D1 A5
 DDR B D2 C3
 DDR B D3 B3
 DDR B D4 E4
 DDR B D5 A6
 DDR B D6 C4
 DDR B D7 D4
 DDR B D8 D1
 DDR B D9 D2
 DDR B D10 F2
 DDR B D11 F1
 DDR B D12 C2
 DDR B D13 F5
 DDR B D14 F3
 DDR B D15 G4
 DDR B D16 H6
 DDR B D17 G2
 DDR B D18 J6
 DDR B D19 J3
 DDR B D20 G1
 DDR B D21 G5
 DDR B D22 J2
 DDR B D23 J1
 DDR B D24 J5
 DDR B D25 K2
 DDR B D26 L3
 DDR B D27 M1
 DDR B D28 K5
 DDR B D29 K4
 DDR B D30 M4
 DDR B D31 N5
 DDR B D32 AE3
 DDR B D33 AG1
 DDR B D34 AJ3
 DDR B D35 AK1
 DDR B D36 AG4
 DDR B D37 AG3
 DDR B D38 AJ4
 DDR B D39 AH4
 DDR B D40 AK3
 DDR B D41 AK4
 DDR B D42 AM6
 DDR B D43 AN2
 DDR B D44 AK5
 DDR B D45 AK2
 DDR B D46 AM4
 DDR B D47 AM3
 DDR B D48 AP3
 DDR B D49 AN5
 DDR B D50 AT4
 DDR B D51 AN6
 DDR B D52 AN4
 DDR B D53 AN3
 DDR B D54 AT5
 DDR B D55 AT6
 DDR B D56 AN7
 DDR B D57 AP6
 DDR B D58 AP8
 DDR B D59 AT9
 DDR B D60 AT7
 DDR B D61 AP9
 DDR B D62 AR10
 DDR B D63 AT10
 SB_DQ[0]
 SB_DQ[1]
 SB_DQ[2]
 SB_DQ[3]
 SB_DQ[4]
 SB_DQ[5]
 SB_DQ[6]
 SB_DQ[7]
 SB_DQ[8]
 SB_DQ[9]
 SB_DQ[10]
 SB_DQ[11]
 SB_DQ[12]
 SB_DQ[13]
 SB_DQ[14]
 SB_DQ[15]
 SB_DQ[16]
 SB_DQ[17]
 SB_DQ[18]
 SB_DQ[19]
 SB_DQ[20]
 SB_DQ[21]
 SB_DQ[22]
 SB_DQ[23]
 SB_DQ[24]
 SB_DQ[25]
 SB_DQ[26]
 SB_DQ[27]
 SB_DQ[28]
 SB_DQ[29]
 SB_DQ[30]
 SB_DQ[31]
 SB_DQ[32]
 SB_DQ[33]
 SB_DQ[34]
 SB_DQ[35]
 SB_DQ[36]
 SB_DQ[37]
 SB_DQ[38]
 SB_DQ[39]
 SB_DQ[40]
 SB_DQ[41]
 SB_DQ[42]
 SB_DQ[43]
 SB_DQ[44]
 SB_DQ[45]
 SB_DQ[46]
 SB_DQ[47]
 SB_DQ[48]
 SB_DQ[49]
 SB_DQ[50]
 SB_DQ[51]
 SB_DQ[52]
 SB_DQ[53]
 SB_DQ[54]
 SB_DQ[55]
 SB_DQ[56]
 SB_DQ[57]
 SB_DQ[58]
 SB_DQ[59]
 SB_DQ[60]
 SB_DQ[61]
 SB_DQ[62]
 SB_DQ[63]

DDR SYSTEM MEMORY - B

SB_CK[0] W8
 SB_CK#0 W9
 SB_CKE[0] M3
 SB_CK[1] V7
 SB_CK#1 V6
 SB_CKE[1] M2
 SB_CS#0 AB8
 SB_CS#1 AD6
 SB_ODT[0] AC7
 SB_ODT[1] AD1
 SB_DM[0] D4
 SB_DM[1] E1
 SB_DM[2] H3
 SB_DM[3] K1
 SB_DM[4] AH1
 SB_DM[5] AL2
 SB_DM[6] AR4
 SB_DM[7] AT8
 SB_DQS#0 D5
 SB_DQS#1 E4
 SB_DQS#2 D4
 SB_DQS#3 L4
 SB_DQS#4 AH2
 SB_DQS#5 AL4
 SB_DQS#6 AR5
 SB_DQS#7 AR8
 SB_DOS#0 C5
 SB_DOS#1 E3
 SB_DOS#2 H4
 SB_DOS#3 M5
 SB_DOS#4 AC2
 SB_DOS#5 AL5
 SB_DOS#6 AP5
 SB_DOS#7 AR7
 SB_MA[0] U5
 SB_MA[1] V2
 SB_MA[2] T5
 SB_MA[3] V3
 SB_MA[4] B1
 SB_MA[5] T8
 SB_MA[6] R2
 SB_MA[7] R6
 SB_MA[8] R4
 SB_MA[9] R5
 SB_MA[10] AB5
 SB_MA[11] P3
 SB_MA[12] R3
 SB_MA[13] AF7
 SB_MA[14] P5
 SB_MA[15] N1
 DDR B CLKO 11
 DDR B_CLK0# 11
 DDR B_CKE0 11
 DDR B_CLK1 11
 DDR B_CLK1# 11
 DDR B_CKE1 11
 DDR B_CS0# 11
 DDR B_CS1# 11
 DDR B_ODT0 11
 DDR B_ODT1 11
 DDR B_DM0
 DDR B_DM1
 DDR B_DM2
 DDR B_DM3
 DDR B_DM4
 DDR B_DM5
 DDR B_DM6
 DDR B_DM7
 DDR B_DQS#0
 DDR B_DQS#1
 DDR B_DQS#2
 DDR B_DQS#3
 DDR B_DQS#4
 DDR B_DQS#5
 DDR B_DQS#6
 DDR B_DQS#7
 DDR B_DOS0
 DDR B_DOS1
 DDR B_DOS2
 DDR B_DOS3
 DDR B_DOS4
 DDR B_DOS5
 DDR B_DOS6
 DDR B_DOS7
 DDR B_MA0
 DDR B_MA1
 DDR B_MA2
 DDR B_MA3
 DDR B_MA4
 DDR B_MA5
 DDR B_MA6
 DDR B_MA7
 DDR B_MA8
 DDR B_MA9
 DDR B_MA10
 DDR B_MA11
 DDR B_MA12
 DDR B_MA13
 DDR B_MA14
 DDR B_MA15

IC_AUB_CFD_rPGA,R1P0
 CONN@

10 DDR_A_BS0
 10 DDR_A_BS1
 10 DDR_A_BS2

DDR A BS0 AC3
 DDR A BS1 AB2
 DDR A BS2 U7

10 DDR_A_CAS#
 10 DDR_A_RAS#
 10 DDR_A_WE#

DDR A CAS# AE1C
 DDR A RAS# AB3C
 DDR A WE# AE9C


11 DDR_B_BS0
 11 DDR_B_BS1
 11 DDR_B_BS2


DDR B BS0 AB1
 DDR B BS1 W5
 DDR B BS2 R7

11 DDR_B_CAS#
 11 DDR_B_RAS#
 11 DDR_B_WE#




DDR B CAS# AC5C
 DDR B RAS# Y7C
 DDR B WE# AC6C

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title PROCESSOR (3/6) DDRIII	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number NEW71/91 M/B LA-5893P Schematic
Date:	Tuesday, December 22, 2009	Sheet	6	of	56










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
				PROCESSOR (5/6) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	NEW71/91 M/B LA-5893P Schematic 0.1
				Date:	Tuesday, December 22, 2009
				Sheet	8 of 56





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
				PROCESSOR (6/6) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				NEW71/91 M/B LA-5893P Schematic	
				Date:	Friday, December 18, 2009
				Sheet	9 of 56



Layout Note:
Place near JDIMM1



Layout Note:
Place near JDIMM1.203 & JDIMM1.204



DDR3 SO-DIMM A H=8mm

Compal Electronics, Inc.



Security Classification	Compal Secret Data	
Issued Date	2009/08/01	Deciphered Date
		2010/08/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title	
DDRIII-SODIMM SLOT1	
Size	Document Number
Customer	NEW71/91 M/B LA-5893P Schematic ^{0.1}
Date:	Tuesday, December 22, 2009
Sheet	10 of 56


- 6 DDR_B_DQS[0..7]
- 6 DDR_B_D[0..63]
- 6 DDR_B_DM[0..7]
- 6 DDR_B_DQS[0..7]
- 6 DDR_B_MA[0..15]

2008/9/8 #400755
 Calpella Clarkstead
 DDR3 SO-DIMM
 VREFDQ Platform
 Design Guide Change Details





Layout Note:
Place near JDIMM2

Layout Note: Place these 4 Caps near Command and Control signals of DIMMB




Layout Note:
Place near JDIMM2.203 & JDIMM2.204




**DDR3 SO-DIMM B
H=4mm**

Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	DDRIII-SODIMM SLOT2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	NEW71/91 M/B LA-5893P Schematic 0.1
				Date	Tuesday, December 22, 2009
				Sheet	11 of 56


SM010014520 3000ma 220ohm@100mhz DCR 0.04




SM010014520 3000ma 220ohm@100mhz DCR 0.04



SM010014520 3000ma 220ohm@100mhz DCR 0.04




Clock Generator




IDT: 9LRS3199AKLFT, SA000030P00
 SILEGO: SLG8SP587V(WF), SA00002XY10
 Low Power:
 IDT: 9LVS3199AKLFT, SA00003HR00
 Realtek: RTM890N-631-VB-GRT, SA00003HQ10




IDT 9LVS3199AKLFT NC





IDT Have Internal Pull-Down
 FOR Realtek




PIN 30	CPU_0	CPU_1
0 (Default)	133MHz	133MHz
1	100MHz	100MHz







HDA_SYNC
On Die PLL VR is supplied by 1.5V when sampled High, 1.8V when sampled Low.






If GPIO33 pull down, ME will not working. For factory update ME, pull down resistor pull under door.

GPIO33 has a weak internal pull-up
NOTE: Asserting the GPIO33 low on the rising edge of PWROK will also halt Intel Management Engine after chipset bringup and disable runtime Intel Management Engine features. This is a debug mode and must not be asserted after manufacturing/ debug.





enable iTPM: SPI_MOSI High
MOSI This signal has a weak internal pull-down resistor. This signal must be sampled low.





HDA_SDO ,This signal has a weak internal pull-down resistor. Should not be Pull High

GPIO33 can not pull down (manufacturing environments)



2008 Intel MOW36/MOW50
TDO:
Reserved on ES1 Sample
Mount R724, R722 on ES2 Sample

MP mount R646, R644, R645, R643 and remove others



	GPIO19	GPIO37
PCH_GPIO19		VGA_PRSNT_L#
dGPU	0	0
iGPU	0	1
SG	1	X

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (1/9) SATA,HDA,SPI, LPC	
Size	Document Number	Date		Rev	
Customer	NEW71/91 M/B LA-5893P Schematic	Tuesday, December 22, 2009		13 of 56	
				Sheet 13 of 56	

<http://hobbit.asia.com>


For PCIE LAN

For Wireless LAN

For Mini2




For PCIE LAN

For Wireless LAN



Schematic Checklist_Rev1.6

GPIO18	Main (core) power well (+V3.3S)	Mixed with PCIECLKRQ1#. If not used, requires 8.2-k to 10-k pull-up to +Vcc_3.3 (+V3.3S)
GPIO25	Resume (Sus) well (+V3.3A)	Mixed with PCIECLKRQ3#. If not used, requires 8.2-k to 10-k pull-up to +V3.3A rail.



1. Connect Directly EXPRESS CARD, MINI1, MINI2
2. Level Shift1, Pull-Up to +3VS CLOCK GEN, DIMM1, DIMM2
3. Level Shift2, Pull-Up to +3VS LAN
4. Level Shift3, Pull-Up to +3VS CPU & PCH XDP








Project Structure

GPIO21 ID2	GPIO65 ID1	GPIO66 ID0	Structure
0	0	0	NEW70
0	0	1	NEW80
0	1	0	NEW90
1	0	0	NEW71/91

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	PCH (2/9) PCIE, SMBUS, CLK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
Customer	NEW71/91 M/B LA-5893P Schematic	Tuesday, December 22, 2009		14	0.1
				of	56



4 DMI_HTX_PRX_N[0..3] DMI_HTX_PRX_N[0..3]
 4 DMI_HTX_PRX_P[0..3] DMI_HTX_PRX_P[0..3]
 4 DMI_PTX_HRX_N[0..3] DMI_PTX_HRX_N[0..3]
 4 DMI_PTX_HRX_P[0..3] DMI_PTX_HRX_P[0..3]

4 H_FDI_TXN[0..7] H_FDI_TXN[0..7]
 4 H_FDI_TXP[0..7] H_FDI_TXP[0..7]




No used Integrated LAN,
 connecting LAN_RST# to GND

<http://hobi-elektronika.net>




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
				PCH (3/9) DMI, FDI, PM	
Size	Document Number			Rev	0.1
Customer	NEW71/91 M/B LA-5893P Schematic			Date:	Tuesday, December 22, 2009
			Sheet	15	of 56

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (4/9) LVDS, CRT, DPI	
Size	Document Number	Rev		0.1	
Customer	NEW71/91 M/B LA-5893P Schematic	Date:	Tuesday, December 22, 2009	Sheet	16 of 56



PCI_GNT0#, PCI_GNT1#, PCI_GNT2#, PCI_GNT3# has a weak internal pull-up

PCI_GNT2# ESI Strap (Server Only) this signal should not be pulled low







2008/1/6 2009MOW01 change to 22 ohm

Boot BIOS Strap		
PCI_GNT#0	PCI_GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

A16 swap override Strap/Top-Block Swap Override jumper


Low=A16 swap override/Top-Block Swap Override enabled
High=Default *

<http://hobi-elektronika.net>




Intel Anti-Theft Technology	
NV_ALE	High=Enabled Low=Disable(floating) *
DMI Termination Voltage	
NV_CLE	Set to Vcc when HIGH Set to Vss when LOW

NV_ALE: Enable Intel Anti-Theft Technology: 8.2K PU to +3VS
NV_CLE: Disable Intel Anti-Theft Technology: floating(internal PD)
DMI termination voltage. weak internal PU, don't PD



OC[0..3] use for EHCI 1
OC[4..7] use for EHCI 2

Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	PCH (5/9) PCI, USB, VRAM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
Customer	NEW71/91 M/B LA-5893P Schematic	Tuesday, December 22, 2009		17	0.1
				Sheet	of
				17	56



	GPIO19	GPIO37
	PCH_GPIO19	VGA_PRSNT_L#
dGPU	0	0
iGPU	0	1
SG	1	0

- ✕ A4
- ✕ A49
- ✕ A5
- ✕ A50
- ✕ A52
- ✕ A53
- ✕ B2
- ✕ B4
- ✕ B52
- ✕ B53
- ✕ BE1
- ✕ BE53
- ✕ BF1
- ✕ BF53
- ✕ BH1
- ✕ BH2
- ✕ BH52
- ✕ BH53
- ✕ BJ1
- ✕ BJ2
- ✕ BJ4
- ✕ BJ49
- ✕ BJ5
- ✕ BJ50
- ✕ BJ52
- ✕ BJ53
- ✕ D1
- ✕ D2
- ✕ D53
- ✕ E1
- ✕ E53

Note: the internal pull-up is disabled after RSMRST# de-asserts. The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled.

GPIO8
This signal has a weak internal pull up
Can't Pull low

GPIO27
On-Die PLL Voltage Regulator
This signal has a weak internal pull up















- * H : On-Die voltage regulator enable
- L : On-Die PLL Voltage Regulator disable

GPIO15

- * L : Intel ME Crypto Transport Layer Security(TLS) chiper suite with no confidentiality
- H : Intel ME Crypto Transport Layer Security(TLS) chiper suite with confidentiality

CRB has a 1-k pull-up on this signal
to +3V rail
<http://hobi-elektronika.net>

Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	PCH (6/9) GPIO, CPU, MISC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
Customer	NEW71/91 M/B LA-5893P Schematic	Tuesday, December 22, 2009		18	0.1
				Sheet	of
				18	56




GPIO	I/O	ACTIVE	USAGE
GPIO0	IN	N/A	N/A
GPIO1	IN	H	HDMI Hot-plug
GPIO2	OUT	H	VGA_PNL_PWM
GPIO3	OUT	H	ENVDD
GPIO4	OUT	H	VGA_BKL_EN
GPIO5	OUT	N/A	NVDD VID0
GPIO6	OUT	N/A	NVDD VID1
GPIO7	OUT	N/A	N/A
GPIO8	IN	L	N/A
GPIO9	OUT	L	N/A
GPIO10	OUT	N/A	N/A
GPIO11	OUT	N/A	N/A
GPIO12	IN	N/A	N/A
GPIO13	OUT	N/A	N/A
GPIO14	OUT	N/A	N/A

Unused MIO interface

When the MIO interface is unused, the interface must still be powered by 3.3V, a decoupling capacitor of 0.1uF should still be placed on the MIO_X_VDDQ power rail and 10k pull down should be used on MIO_CLKIN

External Spread Spectrum





If External Spread Spectrum not stuff then stuff resistor


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2009/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				NEW71/01 M/B LA-5893P Schematic
				Rev 0.1
				Date: Wednesday, December 23, 2009 Sheet 22 of 56

Mode E Command Mapping GB2-128 Package Femi	Mode C Command Mapping GB1-128 Package	Data Bit	0..31	32..63
FBx_CMD3	FBx_CMD0	CKE_L		
FBx_CMD8	FBx_CMD1	A8		A8
FBx_CMD2	FBx_CMD2	CS0_L*		
FBx_CMD21	FBx_CMD3	A7		A6
FBx_CMD24	FBx_CMD4	A2		A1
FBx_CMD23	FBx_CMD5	A11		A9
FBx_CMD26	FBx_CMD6	A5		A4
FBx_CMD7	FBx_CMD7	A0		A12
FBx_CMD15	FBx_CMD8	CAS*		CAS*
FBx_CMD13	FBx_CMD9	BA1		A3
FBx_CMD4	FBx_CMD10	A9		A11
FBx_CMD18	FBx_CMD11			CS0_H
FBx_CMD29	FBx_CMD12	BA0		BA0
FBx_CMD27	FBx_CMD13	BA2		A15
FBx_CMD6	FBx_CMD14	A3		BA1
FBx_CMD17	FBx_CMD15			CS1_H
FBx_CMD19	FBx_CMD16			ODT_H
FBx_CMD22	FBx_CMD17	A4		A5
FBx_CMD12	FBx_CMD18	A13		A14
FBx_CMD28	FBx_CMD19	WE*		A10
FBx_CMD10	FBx_CMD20	A1		A2
FBx_CMD25	FBx_CMD21	A10		WE*
FBx_CMD9	FBx_CMD22	A12		A0
FBx_CMD1	FBx_CMD23	CS1_L*		
FBx_CMD11	FBx_CMD24	RAS*		RAS*
FBx_CMD0	FBx_CMD25	ODT_L		
FBx_CMD5	FBx_CMD26	A6		A7
FBx_CMD16	FBx_CMD27			CKE_H
FBx_CMD20	FBx_CMD28	RST		RST
FBx_CMD14	FBx_CMD29	A14		A13
FBx_CMD30	FBx_CMD30	A15		BA2
FBx_CMD31				

LOW HIGH









20091214 Modify	strap0	strap1	strap2	ROM_SI	ROM_SO	ROM_SCLK
64MX16 Samsung SA000035720	H 45K	H 35K	H 30K	L 20K	L 10K	L 15K
64MX16 Hynix SA000032420	H 45K	H 35K	H 30K	L 15K	L 10K	L 15K








N11P-GE1-B-A2_BGA969



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N11P-GV2H LVDS	
Size	Document Number	Customer		Rev	
Date:	Tuesday, December 22, 2009	NEW71/91 M/B LA-5893P Schematic		Sheet 23 of 56	



POWER










PEX_IOVDDQ	220mA
PEX_IOVDD	120mA
PEX_PLLVDD	120mA
PEX_SVDD_3V3	120mA















POWER

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2009/12/31	N11P-GV2H POWER & GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	NEW7191 M/B LA-5893P Schematic	0.1			
Date:	Tuesday, December 22, 2009	Sheet	24	of 56	







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title	N11P-GV2H gDDR3
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer		Rev	
Date:	Tuesday, December 22, 2009	NEW71/91 M/B LA-5893P Schematic		Sheet 26 of 56	




Security Classification		Compal Secret Data	
Issued Date	2009/5/12	Deciphered Date	2010/04/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title N11P-GV2H gDDR3			
Size	Document Number	Rev	
Customer	NEW71/91 M/B LA-5893P Schematic	0.1	
Date:	Tuesday, December 22, 2009	Sheet	27 of 56


LCD POWER CIRCUIT




SM010014520 3000ma 220ohm@100mhz DCR 0.04




LCD/LED PANEL Conn.




SWITCHABLE



UMA ONLY








Discrete ONLY



Security Classification	Compal Secret Data	
Issued Date	2009/08/01	Deciphered Date
		2010/08/01





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
LVDS Connector		
Size	Document Number	Rev
Customer	NEW71/91 M/B LA-5893P Schematic	0.1
Date:	Tuesday, December 22, 2009	1 Sheet 28 of 56



EQ0	EQ1	Equalization
0	0	12dB
0	1	9dB
1	0	6dB
1	1	3dB (default)


CG0	CG1	CG2	Swing	Pre-amp	Slew-rate
0	0	0	450	0	0
0	0	1	420	0	-3db
0	1	0	450	0	-3db (default)
0	1	1	460	0	-4db
1	0	0	340	0	0
1	0	1	400	2db	0
1	1	0	400	2db	0
1	1	1	420	0	0




Security Classification		Compal Secret Data	
Issued Date	2009/08/01	Deciphered Date	2010/08/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title: HDMI Level Shift & Conn			
Size	Document Number	Rev	
Custom	NEW71/91 M/B LA-5893P	Schematic	
Date:	Tuesday, December 22, 2009	Sheet	30 of 56




SATA HDD1 Conn.






SATA ODD Conn.



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title HDD & ODD Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number NEW71/91 M/B LA-5893P Schematic 0.1
				Date:	Tuesday, December 22, 2009
				Sheet	31 of 56



	SPROM_CLK (EECLK)	SPROM_DOUT (EEDATA)
On chip	1	0
AT24C02	1	1




<http://hobi-elektronika.net>

Security Classification	Compal Secret Data		
Issued Date	2008/08/10	Deciphered Date	2010/08/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title Broadcom BCM57780			
Size	Document Number	Rev	
Customer	NEW71/91 M/B LA-5893P Schematic	0.1	
Date	Tuesday, December 22, 2009	Sheet	32 of 56


LAN Connector



Place close to TCT pin

BOTHHAND: S X'FORM_GST5009-D LF LAN, SP050006B00
 TIMAG:S X'FORM_IH-160 LAN, SP050006F00


40mil



40mil

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN Magnetic & RJ45	
Size	Document Number	Date		Sheet	Rev
Customer	NEW71/91 M/B LA-5893P Schematic	Tuesday, December 22, 2009		33	0.1
				of	56

For Wireless LAN





Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)



For 3G / GPS

To 3G Module Connect






LS-5895




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
				MINI CARD (WLAN & TV-Tuner)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Customer	NEW71/91 M/B LA-5893P Schematic	0.1			
Date:	Tuesday, December 22, 2009	Sheet	34	of	56



2009/08/14 CHANGE cap



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
				USB / BT / USBB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	0.1
Customer	NEW71/91 M/B LA-5893P Schematic			Date:	Thursday, December 24, 2009
		Sheet	35	of 56	



Place on RAM door






Place on MiniCard

Board ID definition, Please see page 3.



Project ID definition, Please see page 3.

For Low PWR Pannel use

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	EC ENE KB926
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
B	NEW71/91 M/B LA-5893P Schematic	Tuesday, December 22, 2009		36	0.1
				of	56




LED Status	Power/SUS		Battery		3G/WLAN		BlueTooth	ACIN
	ON	SUS	Full	Charge	3G	WLAN		
NEW70/80/90	Blue	Amber	Blue	Amber	Blue	Amber		




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BIOS, I/O Port & K/B Connector	
Size	B	Document Number	NEW71/91 M/B LA-5893P Schematic		Rev 0.1
Date:	Tuesday, December 22, 2009	Sheet	37	of	56

Power Button

ON/OFF switch



Power ON Circuit




Security Classification	Compal Secret Data	
Issued Date	2008/08/10	Deciphered Date
		2010/08/01

Compal Electronics, Inc.		
Title		
Power OK		



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Size	Document Number	Rev
B	NEW71/91 M/B LA-5893P Schematic	0.1
Date:	Tuesday, December 22, 2009	Sheet 38 of 56

SM010014520 3000ma 220ohm@100mhz DCR 0.04




(output = 300 mA)





HD Audio Codec

SM010015410 300ma 80ohm@100mhz DCR 0.3





SM010032020 600ma 120ohm@100mhz DCR 0.25



Security Classification	Compal Secret Data		
Issued Date	2008/08/10	Deciphered Date	2010/08/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS, MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title HD Audio Codec ALC272X			
Size	Document Number	Rev	
Customer	NEW71/91 M/B LA-5893P Schematic	0.1	
Date:	Tuesday, December 22, 2009	Sheet	39 of 56


GAIN0	GAIN1	AV (inv)	Ri
0	0	6dB	90k
0	1	10dB	70k
1	0	15.6dB	45k
1	1	21.6dB	25k





(Use NAL00 PCB Footprint)
Headphone Out

Int. Speaker Conn.

Left Side



Right Side





Headphone Out



MIC JACK

Security Classification	Compal Secret Data			Title	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Amplifier & Audio Jack	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	NEW71/91 M/B LA-5893P Schematic 0.1
				Date:	Tuesday, December 22, 2009 Sheet 40 of 56



FAN1 Conn



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN & Screw Hole
Size	Document Number	Rev		
B	NEW71/91 M/B LA-5893P Schematic	0.1		
Date:	Tuesday, December 22, 2009	Sheet	41	of 56




Vin Dectector			
	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V





Security Classification		Compal Secret Data	
Issued Date	2007/09/20	Deciphered Date	2010/08/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
Title DCIN & DETECTOR			
Size	Document Number	Rev	
Custom	NEW71	0.1	
Date:	Tuesday, December 22, 2009	Sheet	43 of 56



PH1 under CPU botten side :
CPU thermal protection at 92 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN / OTP	
Size	Document Number	NEW71		Rev	0.1
Date:	Tuesday, December 22, 2009	Sheet	44	of	56



For +5VALWP
 Power Budget=8.8A, Ipeak=7A, I max=4.9A
 Fsw=300KHz by RT8206 setting.
 $\Delta I=2.61A$, $1/2\Delta I=1.306A$
 $5uA \cdot PR344=10 \cdot I_{ocpmin} \cdot R_{dsonmax} \cdot 1.3$
 $\Rightarrow PR344=397K\Omega-402K\Omega$

$5uA \cdot 402K=10 \cdot I_{LIMTmin} \cdot 18m\Omega \cdot 1.3$
 $I_{LIMTmin}=5.589A$
 $5uA \cdot 402K=10 \cdot I_{LIMTmax} \cdot 15m\Omega \cdot 1.1$
 $I_{LIMTmax}=12.181A$
 $I_{ocp}=9.89A-13.48A$

For +3VALWP
 Power Budget=4.72A, Ipeak=4.72A, I max=4A
 $I_{ocpmin}=4.72 \cdot 1.2=5.664 \sim 5.7A$
 Fsw=375KHz, $\Delta I=1.547A$, $1/2\Delta I=0.773A$
 $5uA \cdot PR345=10 \cdot I_{ocpmin} \cdot R_{dsonmax} \cdot 1.3$
 $5uA \cdot PR345=10 \cdot 5.7A \cdot 18m\Omega \cdot 1.3$
 $PR345=266.76K\Omega-267K\Omega$

$5uA \cdot 267K\Omega=10 \cdot I_{LIMTmin} \cdot 18m\Omega \cdot 1.3$
 $I_{LIMTmin}=5.705A$
 $5uA \cdot 267K\Omega=10 \cdot I_{LIMTmax} \cdot 15m\Omega \cdot 1.1$
 $I_{LIMTmax}=8.09A$
 $I_{ocp}=6.47A-8.86A$


Security Classification	Compal Secret Data		Title	
Issued Date	2009/02/04	Deciphered Date	2010/08/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
			Document Number NEW71	Rev 0.1
Date: Tuesday, December 22, 2009				Sheet 45 of 56

Iada=0~4.74A (90W/19V=4.736A)
Iada=0~3.42A (90W/19V=3.421A)

$$ADP_I = 19.9 * I_{adapter} * R_{sense}$$

$$CP = 85\% * I_{ada} ; CP = 4.07A$$

$$CP = 85\% * I_{ada} ; CP = 2.91A$$



CP mode
 $I_{input} = (1/0.02) (0.05 * V_{ac1m} / 2.39 + 0.05)$
 where $V_{ac1m} = 1.502V$, $I_{input} = 4.07A$

CC=0.6~4.48A
 $I_{ref} = 0.7224 * I_{charge}$
 $k_I = 0.7224$
 $I_{REF} = 0.43V \sim 3.24V$


K_I
 $V_{ch1m} = I_{ref} * (PR374 / (PR374 + PR374))$
 $= I_{ref} * (100K / (80.6K + 100K))$
 $= I_{ref} * 0.5537$
 $I_{charge} = (1.65mV / PR369) * (V_{ch1m} / 3.3V)$
 $= (1.65m / 20m) * (1/3.3V) * I_{ref} * 0.5537$
 $= 1.3842 * I_{ref}$
 $I_{ref} = 0.7224 * I_{charge} \Rightarrow k_I = 0.7224$

K_V
 $R_{internal} = 514K$, $R_{ec} = 3K$, $R_1 = PR379 = 15.4K$, $R_2 = PR381 = 31.6K$
 $R = 514K // 31.6K // (15.4K + 3K) = 11.372K$
 $r = 514K // 514K // 31.6K + 28.14K$
 $V_{cell} = 0.175 * V_{adj} + 3.99V$
 $4.2V = 0.175 * V_{adj} + 3.99V \Rightarrow V_{adj} = 1.2V$
 $V_{adj} = V_{ref} * (R / (R + 514K)) = CALIBRATE * (r / (r + 514K))$
 $1.1403 = CALIBRATE * 0.6048 \Rightarrow CALIBRATE = 1.899$
 $1.899 = (4.2 - (V_{cell} * A + 0.175)) * K_V \Rightarrow K_V = (4.2 - (4.2 * A + 0.175)) * K_V$
 $A = V_{ref} * (R / (R + 514K)) = 0.052$
 $K_V = 9.451$

LI-3S : 13.5V --- BATT-OVP=1.5012V
 $BATT-OVP = 0.1112 * V_{MB}$
 Per cell=4.5V

BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CHARGER	
Size	Document Number	NEW71		Rev	
Custom				0.1	
Date:	Tuesday, December 22, 2009	Sheet	46	of 56	




ACIN

Precharge detector			
	Min.	typ.	Max.
H-->L	14.589V	14.84V	15.243V
L-->H	15.562V	15.97V	16.388V

BATT ONLY

Precharge detector			
	Min.	typ.	Max.
H-->L	6.138V	6.214V	6.359V
L-->H	7.196V	7.349V	7.505V

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PRECHARGE
Size	Custom	Document Number	NEW71	Rev
Date:	Tuesday, December 22, 2009	Sheet	47	of 56




6,38,42,46 SUSP#

38,42 SUSP

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VSP/+0.75VSP Size Custom Document Number NEW71 Date: Tuesday, December 22, 2009 Sheet 48 of 56
				Rev 0.1

- EN_PSV
1. GND=>Disable SMPS
 2. FLOAT=>PWM_only mode
 3. HIGH=>Auto_skip mode


Because +1.5VSP has 17.74A power budget, it includes DDR3, VGA chip, VRAM, so must use molding choke.



VFB=0.75V
 $V_o = VFB * (1 + PR418 / PR419) = 1.52V$
 Freq=282KHz(min) , 300KHz(typ)

Cesr=15m ohm
 Ipeak=13.61A
 Iocpmin=18.98A
 $\Delta I = ((19 - 1.5) * (1.5 / 19)) / (L * Freq) = 4.899A$
 $1/2 \Delta I = 2.449A$
 Iocp=18.09A~29.13A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.5VP	
Size	Document Number	Rev		0.1	
Custom	NEW71	Date:		Tuesday, December 22, 2009	
Date:		Sheet		49 of 56	




VGA_CORE
 $I_{peak}=27.82A$
 $I_{max}=19.47A$
 $\Delta I / 2 = 3.97A$, $Freq=1 / 75E-12 * PR134=300K Hz$
 $I_{ocp}(min)=1.2 * I_{peak} + \Delta I / 2 = 37.354A$
 $R_{sen}=I_{ocp}(min) * 1.2 * R_{ds}(on)(max) / I_{SEN}(min)=6.49K ohm$
 $I_{ocp}(max)=I_{SEN}(min) * R_{sen} / (1.2 * R_{ds}(on)(typ))=45.67A$
 $I_{ocp}=37.35 \sim 45.67A$

DCR=1.6mΩ (typ)
 1.8mΩ (max)

ESR=10 mΩ

R_{ds}=4.5mΩ (typ)
 5.6mΩ (max)

Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	VGA COREP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	0.1
				Document Number	NEW71
				Date:	Tuesday, December 22, 2009
				Sheet	50 of 56




+1.05VS_VTT
 $I_{peak} = 20.14A$
 $I_{max} = 14.10A$
 $\Delta I / 2 = 2.176A$, $Freq = 230KHz$
 $I_{ocp(min)} = 1.2 * I_{peak} + \Delta I / 2 = 26.34A$
 $R_{sen} = I_{ocp(min)} * 1.2 * R_{ds(on)} / I_{SEN(min)} = 5.23K\Omega$
 $I_{SEN(min)} = 19\mu A$, $R_{ds(on)} = 3.2m\Omega$ (max), $2.3m\Omega$ (typ)
 $I_{ocp(max)} = I_{SEN(min)} * R_{sen} / (1.2 * R_{ds(on)}(typ)) = 36A$
 $I_{ocp} = 26.34 \sim 36A$
 $V_{ref} = (R_b / (R_{top} + R_{bot})) * V_o$
 $\Rightarrow 0.6 = (6.65 / (5.11 + 6.65)) * V_o$
 $V_o = 1.061V$

Layout Note:
 Close IC
 單獨拉回不搭Pin15

Material Note:
 330uF/9 mΩ, number
 are 3, Power 1, HW 2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/4/15	Deciphered Date	2010/08/01	Title +1.05VS_VTTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number NEW71
				Date: Tuesday, December 22, 2009	Sheet 51 of 56



PH0	PH1	# of PH
0	1	2
1	1	3

	HFM_VID	HFM_Icc	LL	Icc_TDC	Icc_Dyn
Auburndale 45W	1.075	50	1.9m	37	35
Auburndale 35W	0.975	38	1.9m	29	27
Clarksfield SV	0.95	51	1.9m	38	39
Clarksfield XE	0.95	65	TBD	48	TBD

Avoid high dV/dt

Connect to input caps

Place PH1 close to PHASE 1 inductor on the same layer

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	For BOM unique.	For BOM unique.	0.1	46	Change PD8 from SC1SS355003(S DIO 1SS355) to SC100001K00(DIO 1SS355 SOD323 T/R-5K)	2009-10-21	to DVT
2	For BOM unique.	For BOM unique.	0.1	54	Delete PQ86/PQ91 SB00000HL00(S TR TPCA8030-H 1N SOP). Add PQ87/PQ90 SB00000HL00(S TR TPCA8030-H 1N SOP).	2009-10-21	to DVT
3	For UMA Arrandale CPU commond design.	For UMA Arrandale CPU, we just only pop 1 HS MOS and 1 LS MOS.	0.1	54	Delete PQ89/PQ93 SB00000GL00(S TR TPCA8028-H 1N SOP)	2009-10-21	to DVT
4	For VTT Power rail commond design.	For VTT Power rail commond design, we pop 1 HS MOS and 1LS MOS.	0.1	52	Delete PQ95 SB00000GL00(S TR TPCA8028-H 1N SOP)	2009-10-21	to DVT
5	CIS link error.	CIS link error.	0.1	54	Change PR500 from SD028100A00(S RES 1/16W 10 +-5% 0402) to SD028100A80(S RES 1/16W 10 +-5% 0402)	2009-10-21	to DVT
6	BOM unique.	BOM unique.	0.1	47	Chnage PC265 from SE107475M80(S CER CAP 4.7U 6.3V M X5R 0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)	2009-10-21	to DVT
7	BOM unique.	BOM unique.	0.1	49	Chnage PC284 from SE107475M80(S CER CAP 4.7U 6.3V M X5R 0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)	2009-10-21	to DVT
8	BOM unique.	BOM unique.	0.1	54	Chnage PC350 from SE107475M80(S CER CAP 4.7U 6.3V M X5R 0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)	2009-10-21	to DVT
9	BOM unique.(For Madison/Park SKU)	BOM unique.(For Madison/Park SKU)	0.1	52	Chnage PC367 from SE107475M80(S CER CAP 4.7U 6.3V M X5R 0603 to SE107475K80(S CER CAP 4.7U 6.3V K X5R 0603)	2009-10-21	to DVT
10	BOM unique.	BOM unique.	0.1	46	Change PC225/PC227 from SE153106K80(S CER CAP 10U 25V K X6S 1206) to SE142106M80 (S CER CAP 10U 25V M X5R 1206)	2009-10-21	to DVT
11	BOM unique.	BOM unique.	0.1	54	Change PC339/PC341 from SE153106K80(S CER CAP 10U 25V K X6S 1206) to SE142106M80 (S CER CAP 10U 25V M X5R 1206) Change PC354/PC355 from SE153106K80(S CER CAP 10U 25V K X6S 1206) to SE142106M80 (S CER CAP 10U 25V M X5R 1206)	2009-10-21	to DVT
12	+1.05VS_VTTP Cost down 1 LS MOS. HW request.	+1.05VS_VTTP Cost down 1 LS MOS. Because +1.05VS_VTT has voltage drop issue, HW request, remote sense to close to PCH.	0.2	52	Delete PQ95 SB00000GL00(S TR TPCA8028-H 1N SOP) Delete PR471 SD028000080(S RES 0 0402 5%) Delete PR473 from SD034100A80(S RES 10 0402 5%) Add PR564 SD028000080(S RES 1/16W 0 0402 5%)	2009-10-29	to DVT
13	Adjust +1.05VS_VTTP OCP.	Because we remove a LS MOS, so OCP must adjust.	0.2	52	Change PR467 from SD000004080(S RES 1/16W 2.2K +-1% 0402) to SD034499180(S RES 1/16W 4.99K 0402 1%)	2009-10-29	to DVT
14	+1.8VSP2, Using MP2121 for 1.8V only.	No need to use LDO for +1.8V. Delete all PU19 circiut.	0.2	49	Delete PU19 SA00001NC00 (S IC APL5913-KAC-TRL SO 8P)	2009-10-29	to DVT
15	+1.8VSP2, Using MP2121 for 1.8V only.	No need to use LDO for +1.8V. Delete all PU19 circiut.	0.2	49	Delete PR402 SD034150280, PR404 SD034120280.	2009-10-29	to DVT
16	+1.8VSP2, Using MP2121 for 1.8V only.	No need to use LDO for +1.8V. Delete all PU19 circiut.	0.2	49	Delete PC273 SE075103K80 PC275 SE000000I10 Delete PC272 SE107475K80, PC271 SE107105M80	2009-10-29	to DVT
17	+VGA_COREP, efficiency issue.	Increase Freq, decrease choke, to improve efficiency.	0.2	51	Change PR196 from SD034442280 to SD034365280. Change PL14 from SL200000V00 to SH000005680	2009-10-29	to DVT
18	+VGA_COREP, OVP issue.	Becasue if PR199/PR202 pop 0ohm, it will cause OVP when VID change from 00 to 11)	0.2	51	Change PR199/PR202 from SD028000080 to SD028100280 (S RES 1/16W 10K 0402 5%)	2009-10-29	to DVT
19	+VGA_COREP, cost issue.	Cost down.	0.2	51	Change PQ75/PQ78 from SB00000GL00(S TR TPCA8028-H 1N SOP) to SB000009F80(S TR AO4456 1N SO8)	2009-10-29	to DVT
20	+VGA_COREP, satndard design.	+VGA_COREP, satndard design, pop 1HS MOS and 2LS MOS, so remove one HS MOS PQ79.	0.2	51	Delete PQ79 SB00000L80 (S TR SI7686DP-T1-E3 1N POWERPAK SO8)	2009-10-29	to DVT
21	+GFX_COREP, spike issue.	Because +GFX_COREP has spike voltage issue, add schottky diode across GFXVR_EN and VS_ON to solve it.	0.2	51	Add PD17 SCS00000200 (S SCH DIO RB751V-40 SOD-323)	2009-10-29	to DVT
22	+VGA_COREP, OCP caaculation erroe issue.	Because VGA_CORE has 2 LS MOS, APW7138 detect LS Rdson, so when caculate OCP, Rdson must reduce 1/2.	0.2	51	Change PR190 from SD034649180 to SD034511180 (S RES 1/16W 5.11K 0402 1%)	2009-10-29	to DVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/08/01	Title	
				PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	NEW70 M/B LA-5891P Schematic
				Date:	Tuesday, December 22, 2009
				Sheet	54 of 56
				Rev	0.1

A -->Modify item

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/08/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	PIR (HW)
Size	Custom	Document Number	NEW71/91 M/B LA-5891P Schematic	Rev 0.1
Date:	Friday, December 18, 2009		Sheet	55 of 56

PCB

ZZZ



LA-5893P REV0 M/B

ZZZ1



X76198BOL21

ALT. GROUP PARTS 1G SAM

ZZZ2



X76198BOL22

ALT. GROUP PARTS 1G HYN

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Option Component	
Size	Document Number	Date		Sheet	Rev
Customer	NEW70 M/B LA-5891P Schematic	Monday, December 21, 2009		56 of 56	0.1