

V6J SCHEMATIC V2.0

PAGE	Content	PAGE	Content
	SYSTEM PAGE REF.		POWER PAGE REF.
4	YONAH CPU-1	45	POWER ON SEQUENCE
5	YONAH CPU-2	46	DISCHARGE & HOLES & EMI
6	CPU CAP & THERMAL SENSOR	47	POWER_VCORE
7	Calistoga: CPU	48	POWER_SYSTEM
8	Calistoga: DDR2 & DMI & PCIE	49	POWER_I/O_1.5VS & 1.05VS
9	Calistoga: DDR2	50	POWER_I/O_DDR & VTT
10	Calistoga: POWER & Caps	51	POWER_I/O_+3VA0 & +2.5VS
11	Calistoga: GND & NCTF	52	POWER_VGA_CORE & RAM
12	Calistoga: Straps	53	POWER_+1.2VSP
13	CLOCK: ICS954310	54	POWER_CHARGER
14	DDR2 SODIMM (0) & Caps	55	POWER_PIC
15	DDR2 SODIMM (1) & Caps	56	POWER_SELECTOR
16	DDR2 TERMINATOR	57	POWER_PROTECT
17	G72M: PCIE	58	POWER_LOAD SWITCH
18	G72M: FB	59	POWER_FLOWCHART
19	G72M: VRAM	60	POWER_SIGNAL
20	G72M: RGB/LCD/ROM/GPIO		
21	G72M: MIOB/CRSTAL/TMDS		
22	LVDS & INVERTER CONNECTOR		
23	CRT & LID SW & TPM CONNECTOR		
24	ICH7: IDE & LPC & RTC & AC97		
25	ICH7: PCI & INT & USB & DMI		
26	ICH7: SMB & PWR & CLK & GPIO		
27	ICH7: PWR & Caps		
28	HDD & ODD CONNECTOR		
29	USB CONNECTOR		
30	SIO: LPC47N207		
31	FIR & FWH		
32	KBC: M38857		
33	AUDIO AD1986A		
34	AUDIO AMP GMT01420 & JACK		
35	MIC AMP		
36	SMBUS & POWER CONNECTION		
37	GIGA LAN: REALTEK 8111B		
38	LAN TRANSFORMER & JACK & MDC		
39	MINI Card		
40	RICOH: R5C832		
41	NEWCARD		
42	4 IN 1 MEMORY CARD & 1394		
43	FAN CONTROLLER & DC IN		
44	INSTANT KEY & TP BRD & SW FPC		



PROJECT: V6J

REVISION

2.0

DATE: Friday, November 25, 2005

SHEET 1 OF 63

DESCRIPTION:

Content & History

SCHEMATIC FILE NAME :


RELEASE DATE :

DESIGN ENGINEER :

Feng Lin

<http://laptop-motherboard-schematic.blogspot.com/>

V6J: YONAH/Calistoga/G72M BLOCK DIAGRAM



PCI Device	IDSEL#	REQ/GNT#	Interrupts	PC/PCI
Chipset (Host to PCI)	(AD30 internal)	n/a		
Mini_PCI	AD18	3	B, D	
LAN --88E8001	AD16	0	B	
CardBus	AD17	1	B	
1394	AD17	1	A	
4 IN 1		1	C	

AZALIA : PCI_INTB#
USB 0,1 : PCI_INTA#
USB 2,3 : PCI_INTD#
USB 4,5 : PCI_INTC#

SMBUS ADDRESS :

CLK = 1101001x (D2)
DDR_SODIMM0 = 1010010x (A4)
DDR_SODIMM1 = 1010000x (A0)
THERMAL = 1001100x (98)
TPM = TBD

ICH7M_GPIO	Use As	Signal Name	Power
GPI000	GPI	PM_BMBUSY#	+3VS
GPI001	GPI	PCI_REQ#5	+3VS
GPI002	GPI	G72M_THRM#(reserve)	+3VS
GPI0[3:5]	GPI	PCI_INT[E:H]	+3VS
GPI006	GPO	BACK_OFF#	+3VS
GPI007	GPI	WIRELESS_#	+3VS
GPI008	GPI	EXTSMI#_3A	+3VSUS
GPI009	GPI	ACIN_OC_ICH(reserve)	+3VSUS
GPI010	GPI	CHG_FULL_OC	+3VSUS
GPI011	NATIVE	SMBALERT#	+3VSUS
GPI012	GPI	KBCSCI_3	+3VSUS
GPI013	GPI	BATIN_OC#_ICH(reserve)	+3VSUS
GPI014	GPO	LID_ICH#_3A(reserve)	+3VSUS
GPI015	GPI	802_LED#	+3VSUS
GPI016	GPO	PM DPRSLPVR	+3VSUS
GPI017	GPO	PCI_GNT#5	+3VSUS
GPI018	GPO	STP_PCI#	+3VSUS
GPI019	GPI	SATA_DET_#1	+3VSUS
GPI020	GPO	STP_CPU#	+3VS
GPI021	GPI	BATSEL_2P(reserve)	+3VS
GPI022	NATIVE	PCI_REQ#4	+3VS
GPI023	NATIVE	LDRQ1#	+3VS
GPI024	GPO		+3VSUS
GPI025	GPO		+3VSUS
GPI026	GPO	OP_SD#	+3VSUS
GPI027	GPO	WLAN_ON	+3VSUS
GPI028	GPO	PWR_1HZ	+3VSUS
GPI029	NATIVE	USB_OC#45	+3VSUS
GPI030	NATIVE	USB_OC#67	+3VSUS
GPI031	NATIVE	USB_OC#67	+3VSUS
GPI032	GPO	PM_CLKRUN#	+3VSUS
GPI033	GPO	BT_ON	+3VS
GPI034	GPO	FWH_WP#	+3VS
GPI035	GPO		+3VS
GPI036	GPO	BT_LED#	+3VS
GPI037	GPI	PCB_VID0	+3VS
GPI038	GPI	PCB_VID1	+3VS
GPI039	GPI	PCB_VID2	+3VS
GPI0[40:47]	N/A	N/A	N/A
GPI048	NATIVE	FWH_TBL#	+3VS
GPI049	NATIVE	H_PWRGD	+3VS

M38857_GPIO	Use As	Signal Name
P20	GPO	KBCRSM
P21	GPI	
P22	GPO	BAT_LEARN
P23	GPO	CPPE_EN
P24	GPO	SET_PCIRSTNS#
P25	GPO	CAP_LED#
P26	GPO	NUM_LED#
P27	GPO	SCROLL_LED#
P40	GPO	KBC_EXTSMI
P41	GPO	PANLOCK_LED#
P42	GPO	WATCHDOG
P43	GPO	CHG_FULL_KBC(reserve)
P44	GPO	KBDPWRST_3Q
P45	GPO	KBC_GA20
P46	GPO	KBSCI_3Q
P47	GPI	PM_CLKRUN#
P50	GPI	BAT_LOW#_KBC
P51	GPO	
P52	GPI	KBDDT0
P53	GPI	KBDDT1
P54	GPI	LID_ICH#_3A
P55	GPI	BAT_IN#_OC
P56	GPO	FAN_DA
P57	GPO	ADJ_BL
P60	GPI	BLUETOOTH_#
P61	GPI	INTERNET#
P62	GPI	CPPE#
P63	GPI	
P64	GPI	ACIN_OC
P65	GPI	MARATHON_#
P66	GPI	PANLOCK_#
P67	GPI	
P76	GPI/O	SMD_BAT
P77	GPI/O	SMC_BAT

G72M_GPIO	Use As	Signal Name
GPI000	GPI	
GPI001	GPI	
GPI002	GPO	
GPI003	GPO	LCD_VDD_EN#
GPI004	GPO	LCD_BACKEN
GPI005	GPO	
GPI006	GPO	
GPI007	GPO	
GPI008	GPI	GPI08/ALERT#
GPI009	GPO	
GPI010	GPI0	G72M_GPIO12
GPI011	GPO	
GPI012	GPO	

47N207_GPIO	Use As	Signal Name
GP10	GPI0	
GP11	GPI0	
GP12	GPO	
GP13	GPO	
GP14	GPO	FIR_SEL
GP15	GPI0	PWR_THRO#
GP16	GPI0	ODD_DIS#
GP17	GPI0	RST#_XCARD
GP30	GPI0	PID0
GP31	GPI0	
GP32	GPI0	G72M_THRO#
GP33	GPI0	CPUFAN_SPD_A
GP34	GPI0	SW_RST#
GP35	GPI0	
GP36	GPI0	
GP37	GPI0	



PROJECT: V6J

REVISION
2.0

DATE: Friday, November 25, 2005
SHEET 3 OF 63


DESCRIPTION: SYSTEM INFO.

SCHEMATIC FILE NAME :
RELEASE DATE :

<OrgName>

DESIGN ENGINEER :
Feng Lin

<http://laptop-motherboard-schematic.blogspot.com/>



PROJECT: V6J

REVISION
2.0

DATE: Friday, November 25, 2005
SHEET 4 OF 63

DESCRIPTION: YONAH CPU (1)

SCHEMATIC FILE NAME :
RELEASE DATE :


<OrgName>

DESIGN ENGINEER :

Feng Lin

YONAH FSB667			
	LFM	TYP	HFM
CPU State	C4	C3	C0
VCC	1.14V	1.2V	1.356V
ICC	0.9A	7.59A	27A

YONAH FSB667			
	MIN	TYP	MAX
VCCP	0.997V	1.05V	1.102V
ICCP			2.5A



A4	VSS[1]	VSS[82]	P6
A8	VSS[2]	VSS[83]	P21
A11	VSS[3]	VSS[84]	P24
A14	VSS[4]	VSS[85]	R2
A16	VSS[5]	VSS[86]	R5
A19	VSS[6]	VSS[87]	R22
A23	VSS[7]	VSS[88]	R25
A26	VSS[8]	VSS[89]	T1
B6	VSS[9]	VSS[90]	T4
B11	VSS[10]	VSS[91]	T26
B13	VSS[11]	VSS[92]	U3
B16	VSS[12]	VSS[93]	U6
B19	VSS[13]	VSS[94]	U10
B21	VSS[14]	VSS[95]	U21
B24	VSS[15]	VSS[96]	U24
C5	VSS[16]	VSS[97]	V5
C8	VSS[17]	VSS[98]	V22
C11	VSS[18]	VSS[99]	V25
C14	VSS[19]	VSS[100]	V75
C19	VSS[20]	VSS[101]	W1
C18	VSS[21]	VSS[102]	W23
C19	VSS[22]	VSS[103]	W26
C22	VSS[23]	VSS[104]	Y3
C22	VSS[24]	VSS[105]	Y21
C25	VSS[25]	VSS[106]	Y6
D4	VSS[26]	VSS[107]	Y24
D8	VSS[27]	VSS[108]	A2
D11	VSS[28]	VSS[109]	A5
D13	VSS[29]	VSS[110]	A8
D16	VSS[31]	VSS[112]	A11
D23	VSS[32]	VSS[113]	A14
D26	VSS[33]	VSS[114]	A16
D31	VSS[34]	VSS[115]	A19
D35	VSS[35]	VSS[116]	A22
E6	VSS[36]	VSS[117]	A25
E11	VSS[37]	VSS[118]	B1
E14	VSS[38]	VSS[119]	B4
E16	VSS[39]	VSS[120]	B8
F1	VSS[40]	VSS[121]	B11
F19	VSS[41]	VSS[122]	B13
F21	VSS[42]	VSS[123]	B16
F24	VSS[43]	VSS[124]	B19
F5	VSS[44]	VSS[125]	B22
F8	VSS[45]	VSS[126]	B26
F11	VSS[46]	VSS[127]	C3
F13	VSS[47]	VSS[128]	AC
F16	VSS[48]	VSS[129]	AC8
F19	VSS[49]	VSS[130]	AC11
F2	VSS[50]	VSS[131]	AC14
F22	VSS[51]	VSS[132]	AC16
F25	VSS[52]	VSS[133]	AC19
G4	VSS[53]	VSS[134]	AC21
G11	VSS[54]	VSS[135]	AC24
G23	VSS[55]	VSS[136]	A2
G26	VSS[56]	VSS[137]	A5
G31	VSS[57]	VSS[138]	D8
H6	VSS[58]	VSS[139]	D11
H21	VSS[59]	VSS[140]	D13
H24	VSS[60]	VSS[141]	D16
J2	VSS[61]	VSS[142]	D19
J22	VSS[62]	VSS[143]	D22
J22	VSS[63]	VSS[144]	D25
K1	VSS[64]	VSS[145]	AE1
K4	VSS[65]	VSS[146]	AE4
K23	VSS[66]	VSS[147]	AE11
K26	VSS[67]	VSS[148]	AE14
L3	VSS[68]	VSS[149]	AE16
L6	VSS[69]	VSS[150]	AE19
L21	VSS[70]	VSS[151]	AE23
L24	VSS[71]	VSS[152]	AE26
M2	VSS[72]	VSS[153]	AF3
M5	VSS[73]	VSS[154]	AF6
M22	VSS[74]	VSS[155]	AF8
M25	VSS[75]	VSS[156]	AF11
N1	VSS[76]	VSS[157]	AF13
N1	VSS[77]	VSS[158]	AF16
N23	VSS[78]	VSS[159]	AF19
N26	VSS[79]	VSS[160]	AF21
P3	VSS[81]	VSS[161]	AF24


MOBILE YONAH VID TABLE

VID[6..0]	Voltage	VID[6..0]	Voltage	VID[6..0]	Voltage	VID[6..0]	Voltage
0 0 0 0 0 0 0	1.5000V	0 1 0 0 0 0 0	1.1000V	1 0 0 0 0 0 0	0.7000V	1 1 0 0 0 0 0	0.3000V
0 0 0 0 0 0 1	1.4875V	0 1 0 0 0 0 1	1.0875V	1 0 0 0 0 0 1	0.6875V	1 1 0 0 0 0 1	0.2875V
0 0 0 0 0 1 0	1.4750V	0 1 0 0 0 1 0	1.0750V	1 0 0 0 0 1 0	0.6750V	1 1 0 0 0 1 0	0.2750V
0 0 0 0 0 1 1	1.4625V	0 1 0 0 0 1 1	1.0625V	1 0 0 0 0 1 1	0.6625V	1 1 0 0 0 1 1	0.2650V
0 0 0 0 1 0 0	1.4500V	0 1 0 0 1 0 0	1.0500V	1 0 0 0 1 0 0	0.6500V	1 1 0 0 1 0 0	0.2500V
0 0 0 0 1 0 1	1.4375V	0 1 0 0 1 0 1	1.0375V	1 0 0 0 1 0 1	0.6375V	1 1 0 0 1 0 1	0.2375V
0 0 0 0 1 1 0	1.4250V	0 1 0 0 1 1 0	1.0250V	1 0 0 0 1 1 0	0.6250V	1 1 0 0 1 1 0	0.2250V
0 0 0 0 1 1 1	1.4125V	0 1 0 0 1 1 1	1.0125V	1 0 0 0 1 1 1	0.6125V	1 1 0 0 1 1 1	0.2125V
0 0 0 1 0 0 0	1.4000V	0 1 0 1 0 0 0	1.0000V	1 0 0 1 0 0 0	0.6000V	1 1 0 1 0 0 0	0.2000V
0 0 0 1 0 0 1	1.3875V	0 1 0 1 0 0 1	0.9875V	1 0 0 1 0 0 1	0.5875V	1 1 0 1 0 0 1	0.1875V
0 0 0 1 0 1 0	1.3750V	0 1 0 1 0 1 0	0.9750V	1 0 0 1 0 1 0	0.5750V	1 1 0 1 0 1 0	0.1750V
0 0 0 1 0 1 1	1.3625V	0 1 0 1 0 1 1	0.9625V	1 0 0 1 0 1 1	0.5625V	1 1 0 1 0 1 1	0.1625V
0 0 0 1 1 0 0	1.3500V	0 1 0 1 1 0 0	0.9500V	1 0 0 1 1 0 0	0.5500V	1 1 0 1 1 0 0	0.1500V
0 0 0 1 1 0 1	1.3375V	0 1 0 1 1 0 1	0.9375V	1 0 0 1 1 0 1	0.5375V	1 1 0 1 1 0 1	0.1375V
0 0 0 1 1 1 0	1.3250V	0 1 0 1 1 1 0	0.9250V	1 0 0 1 1 1 0	0.5250V	1 1 0 1 1 1 0	0.1250V
0 0 0 1 1 1 1	1.3125V	0 1 0 1 1 1 1	0.9125V	1 0 0 1 1 1 1	0.5125V	1 1 0 1 1 1 1	0.1125V
0 0 1 0 0 0 0	1.3000V	0 1 1 0 0 0 0	0.9000V	1 0 1 0 0 0 0	0.5000V	1 1 1 0 0 0 0	0.1000V
0 0 1 0 0 0 1	1.2875V	0 1 1 0 0 0 1	0.8875V	1 0 1 0 0 0 1	0.4875V	1 1 1 0 0 0 1	0.0875V
0 0 1 0 0 1 0	1.2750V	0 1 1 0 0 1 0	0.8750V	1 0 1 0 0 1 0	0.4750V	1 1 1 0 0 1 0	0.0750V
0 0 1 0 0 1 1	1.2625V	0 1 1 0 0 1 1	0.8625V	1 0 1 0 0 1 1	0.4625V	1 1 1 0 0 1 1	0.0625V
0 0 1 0 1 0 0	1.2500V	0 1 1 0 1 0 0	0.8500V	1 0 1 0 1 0 0	0.4500V	1 1 1 0 1 0 0	0.0500V
0 0 1 0 1 0 1	1.2375V	0 1 1 0 1 0 1	0.8375V	1 0 1 0 1 0 1	0.4375V	1 1 1 0 1 0 1	0.0375V
0 0 1 0 1 1 0	1.2250V	0 1 1 0 1 1 0	0.8250V	1 0 1 0 1 1 0	0.4250V	1 1 1 0 1 1 0	0.0250V
0 0 1 0 1 1 1	1.2125V	0 1 1 0 1 1 1	0.8125V	1 0 1 0 1 1 1	0.4125V	1 1 1 0 1 1 1	0.0125V
0 0 1 1 0 0 0	1.2000V	0 1 1 1 0 0 0	0.8000V	1 0 1 1 0 0 0	0.4000V	1 1 1 1 0 0 0	0.0000V
0 0 1 1 0 0 1	1.1875V	0 1 1 1 0 0 1	0.7875V	1 0 1 1 0 0 1	0.3875V	1 1 1 1 0 0 1	0.0000V
0 0 1 1 0 1 0	1.1750V	0 1 1 1 0 1 0	0.7750V	1 0 1 1 0 1 0	0.3750V	1 1 1 1 0 1 0	0.0000V
0 0 1 1 0 1 1	1.1625V	0 1 1 1 0 1 1	0.7625V	1 0 1 1 0 1 1	0.3625V	1 1 1 1 0 1 1	0.0000V
0 0 1 1 1 0 0	1.1500V	0 1 1 1 1 0 0	0.7500V	1 0 1 1 1 0 0	0.3500V	1 1 1 1 1 0 0	0.0000V
0 0 1 1 1 0 1	1.1375V	0 1 1 1 1 0 1	0.7375V	1 0 1 1 1 0 1	0.3375V	1 1 1 1 1 0 1	0.0000V
0 0 1 1 1 1 0	1.1250V	0 1 1 1 1 1 0	0.7250V	1 0 1 1 1 1 0	0.3250V	1 1 1 1 1 1 0	0.0000V
0 0 1 1 1 1 1	1.1125V	0 1 1 1 1 1 1	0.7125V	1 0 1 1 1 1 1	0.3125V	1 1 1 1 1 1 1	0.0000V

YONAH VID TABLE


YONAH VID TABLE							
CPU FREQ.	HFM VOLTAGE	1.6G	1.4G	1.2G	1G	LFM 0.8G	C3/C4
2.13G/B1	1.372V					0.988V	0.726V
2.0G/B1	1.356V					0.988V	0.726V
1.87G/B1	1.356V					0.988V	0.726V
1.73G/B1	1.356V					0.988V	0.726V
1.6G/B1	1.356V					0.988V	0.726V
1.6G/A2	1.308V	1.292V	1.260V	1.228V	1.196V	0.844V	0.748V

Layout Note :
All of VCore Decoupling Caps
Place these on bottom side of PCB.






VCore	22uF/6.3V	* 20
	330uF/2V	* 6
VCCP	0.1uF	* 5 for CPU
	220uF	* 1 for CPU
	220uF	* 1 for Calistoga
	4.7uF	* 1 for Calistoga
	2.2uF	* 1 for Calistoga
	0.47uF	* 1 for Calistoga
	0.22uF	* 1 for Calistoga

Decoupling guide from INTEL



THERMAL SENSOR





Layout Note : H_VREF
Trace Length<500 mil (55 Ohm)

CALISTOGA_Q137



PROJECT: V6J

REVISION
2.0

DATE: Friday, November 25, 2005
SHEET 7 OF 63

DESCRIPTION:
MCH : CPU

SCHEMATIC FILE NAME :
RELEASE DATE :

<OrgName>

DESIGN ENGINEER :
Feng Lin

NOTE: 0.1uF caps in 1.5SxPLL need to be located as edge caps within 200 mils.

OLD: 09G028901110IN
NEW: 09G028901110

The diagrams illustrate the placement of 0.1uF capacitors for three different voltage rails:



- +2.5VS:** A 0.1uF/10V capacitor (C100) is connected between the +2.5VS rail and GND. A 4.7uF/6.3V capacitor (C101) is connected between the +2.5VS rail and the +3.5VS rail.
- +3.5VS:** A 0.1uF/10V capacitor (C102) is connected between the +3.5VS rail and GND. A 0.1uF/10V capacitor (C103) is connected between the +3.5VS rail and the +1.5VS rail.
- +1.5VS:** A 0.1uF/10V capacitor (C104) is connected between the +1.5VS rail and GND. A 10uF/10V capacitor (C105) is connected between the +1.5VS rail and the +3.5VS rail.

NOTE: 0.1uF CAPS USED IN
+1.5VS, +3.3VS
+2.5VS should be placed within
200 mils of edge.


Figure 1: Recommended capacitor placement for the VTT module. The diagram is divided into two sections: "PLACE IN CAVITY" and "PLACE ON THE EDGE FOR VTT".

PLACE IN CAVITY: This section shows two capacitors, C106 and C107, connected to a common rail. C106 is labeled 4.7UF/6.3V c0603 and C107 is labeled 2.2UF/6.3V c0603. Both capacitors are connected to the rail, and C106 is also connected to GND.

PLACE ON THE EDGE FOR VTT: This section shows two capacitors, C866 and C108, connected to a common rail. C866 is labeled 0.47UF/16V and C108 is labeled 0.22UF/16V c0603. Both capacitors are connected to the rail, and C108 is also connected to GND. A +VCCP pin is shown connected to the rail, and a CE9 pin is shown connected to the rail with a 220UF/2V capacitor.



POWER






REVISION
2.0

MCH: GND/NCTF

RELEASE DATE :

Feng Lin




Signal Name	Configuration	Notes
CFG[2:0]	011= 667 FSB 001= 533 FSB	Selection the FSB frequency
CFG5	0= DMIX2 1= DMIX4	Selection between DMIX2 and DMIX4
CFG7	0= Reserved 1= Mobil Yonah	Control the target processor
CFG9	0= Lane Reversal EN 1= Normal Operation	
CFG[13:12]	01= XOR 10= Z 11= Normal Operation	
CFG16	0= Dynamic ODT DIS 1= Dynamic ODT EN	Control FSB Dynamic ODT
CFG18	0= 1.05V 1= 1.5V	Control GMCH Vcore level
CFG19	0= Normal Operation 1= DMI Lane Revesal EN	
SDVOCTRL_DATA	0= No SDVO device 1= SDVO device present	


Intel Demo Circuit

CFG6	0= Moby Dick 1= Calistoga	
CFG9	0= Lane Reversal EN 1= Normal Operation	
CFG11	0= Reserved 1= 8x Enable	PSB 4x CLK Enable
CFG20	0= Only SDVO or PCIE x1 (Default) 1= SDVO and PCIE x1 are operating	

CFG[2..0] need external pullup resistors.
CFG[17..3] have internal pullup resistors.
CFG[19..18] have internal pulldown resistors.
SDVOCTRL_DATA has internal pulldown resistors.




Layout Note: Place these High-Freq decoupling Caps near the GMCH








**SO-DIMM Part is QUASAR
BOM is TYCO**

Layout Note: Place these Caps near SO DIMM 0




Layout Note: Place these Caps near SO DIMM 0






Layout Note: Place these Caps near SO DIMM 1







Layout Note: Place these Caps near SO DIMM 1



SO-DIMM Part is QUASAR
BOM is TYCO

SO-DIMM 1 is placed farther
from the GMCH than SO-DIMM 0





PROJECT: V6J

REVISION
2.0

DATE: Friday, November 25, 2005
SHEET 17 OF 63


DESCRIPTION: G72M64: PCIE

SCHEMATIC FILE NAME :
RELEASE DATE :

<OrgName>





DESIGN ENGINEER :
Feng Lin

<http://laptop-motherboard-schematic.blogspot.com/>




GDDR3 8x32 FBVDDQ 2.0V 144PIN


**NVDD-->VRAM
PLACE BELOW GPU**





**VREF=0.7 * FBVDDQ in SPEC
of Infineon**









2005/07/14















ACZ_SDIN[2:0] Integrated pull-down resistors.








Power Plane	Max Power Consumption			
	S0	S3cold	S4/S5	G3
Vcc1_05	0.86A	NA	NA	NA
VccSus1_05	NOTE1	NA	NA	NA
Vcc1_5	1.78A	NA	NA	NA
Vcc3_3	0.33A	NA	NA	NA
VccSus3_3	52mA	30mA	30mA	NA
VccRTC	NA	NA	NA	6uA
V5REF	6mA	NA	NA	NA
V5REF_Sus	10mA	10mA	10mA	NA
V_CPU_I0	14mA	NA	NA	NA
VccUSBPLL	10mA	NA	NA	NA
VccDMIPLL	50mA	NA	NA	NA
VccSATAPLL	50mA	NA	NA	NA





Layout Note : H_THRMTRIP#
Check to the demo circuit











P2.1 Low : Power Button Override disable
Input Event only at P54, P55, P60 - P67

P50, P43, P54, P55 are wake-up event inputs when KBC in standby mode


EC should set
OP_SD low in S3,
keep from
leakage.


P54,P55,P43,P50 are
wake-up event
inputs when KBC in
standby mode

KEYBOARD CNT



$$V_o = V_{ref}(=1.250) * (1 + R_{428}/R_{429}) - G_{913C}$$



+3VALWAYS	O	+	3VALWAYS	23,24,29,32,44,45,46,51,60
+3VSUS	O	+	3VSUS	26,27,32,37,41,45,48
+5VALWAYS	O	+	5VALWAYS	22,48,51,54
+5VSUS	O	+	5VSUS	27,44,48
+3VO	O	+	3V	22,23,25,26,32,37,38,39,41,42,44,45,46,51,58
+5VO	O	+	5V	14,29,33,41,44,46,56,58
+12VO	O	+	12V	34,42,58
+3VS	O	+	3VS	6,8,10,12,13,14,15,17,20,21,22,23,26,27,28,30,31,32,33,34,37,39,40,41,42,44,45,46,47,49,57,58
+5VS	O	+	5VS	20,27,28,32,34,39,43,44,45,46,47,58
+12VS	O	+	12VS	23,44,58
VTT_REFO	O	+	VTT_REF	8,14,15,16
+2.5VS	O	+	2.5VS	10,20,21,46,51
+1.8VS	O	+	1.8V	20,46,58
+0.9VS	O	+	0.9V	16,50
+1.5VS	O	+	1.5VS	5,8,10,11,25,27,39,41,46,49
+VCC_RTC	O	+	VCC_RTC	24,27
+1.8V	O	+	1.8V	8,11,14,15,46,50
+3VA	O	+	3VALWAYS	23,24,29,32,44,45,46,51,60
+5VA	O	+	5VALWAYS	22,48,51,54
+5VAUD	O	+	5VAUD	33,34,35
VTT_REFO	O	+	VTT_REF	8,14,15,16
A/D_DOCK_IN	O	+	A/D_DOCK_IN	43,54,56,57
+3VSUS_PEO	O	+	3VSUS_PE	41
+3VS_PEO	O	+	3VS_PE	41
+1.5VS_PEO	O	+	1.5VS_PE	41

NEWCARD

YONAH

+VCCP		+VCCP	4,5,6,7,8,10,11,24,27,30,46,49
+VCORE		+VCORE	5,6,46,47
+1.5VS		+1.5VS	5,8,10,11,25,27,39,41,46,49

Calistoga


+VCCP		+VCCP	4,5,6,7,8,10,11,24,27,30,46,49
+1.5VS		+1.5VS	5,8,10,11,25,27,39,41,46,49
+3VS		+3VS	6,8,10,12,13,14,15,17,20,21,22,23,26,27,28,30,31,32,33,34,37,39,40,41,42,44,45,46,47,49,57,58
+1.8VS		+1.8VS	20,46,58
+VTT_REF		+VTT_REF	8,14,15,16
+2.5VS		+2.5VS	10,20,21,46,51
+1.8V		+1.8V	8,11,14,15,46,50

G72M G3-64



+VGA_VCORE		+VGA_VCORE	17,46,52
+1.2VSP		+1.2VSP	17,18,46,53
+3VS		+3VS	6,8,10,12,13,14,15,17,20,21,22,23,26,27,28,30,31,32,33,34,37,39,40,41,42,44,45,46,47,49,57,58
+VRAM		+VRAM	18,19,46,52
+2.5VS		+2.5VS	10,20,21,46,51
+1.8VS		+1.8VS	20,46,58
+5VS		+5VS	20,27,28,32,34,39,43,44,45,46,47,58

ICH7


+VCC_RTC		+VCC_RTC	24,27
+VCCP		+VCCP	4,5,6,7,8,10,11,24,27,30,46,49
+3V		+3V	22,23,25,26,32,37,38,39,41,42,44,45,46,51,58
+1.5VS		+1.5VS	5,8,10,11,25,27,39,41,46,49
+3VSUS		+3VSUS	26,27,32,37,41,45,48
+5VSUS		+5VSUS	27,44,48




MDC CNT



RJ45




RJ11



1GB
Change to LFE9209A
09-051023007 1S BOTH HAND
24HST1041-2
PLACE NEAR TRANSFORMER

L_TRLP2	LTRLP2	L_TXP	LTXP
L_TRLM2	LTRLM2	L_TXN	LTXN
L_TRLP3	LTRLP3	L_RXP	LRXP
L_TRLM3	LTRLM3	L_RXN	LRXN



PROJECT: V6J

REVISION
2.0

DATE: Friday, November 25, 2005
SHEET 38 OF 63


DESCRIPTION: RJ45/RJ11/MDC

SCHEMATIC FILE NAME :
RELEASE DATE :

<OrgName>





DESIGN ENGINEER :
Feng Lin

<http://laptop-motherboard-schematic.blogspot.com/>






Change Pin9 from SMBDATA to +1.5V



Note: Layout definide
Pin1--->Pin12



1394A

1394A connector pins: 1, 2, 3, 4







1394A controller: CN24




1394A PHY: 1394A_PHY

1394A PHY pins: LTPA0+, LTPA0-, LTPB0+, LTPB0-


1394A PHY pins: TPA0+_1, TPA0+_2, TPA0+_3, TPA0+_4, TPA0+_5, TPA0+_6, TPA0+_7, TPA0+_8, TPA0+_9, TPA0+_10, TPA0+_11, TPA0+_12, TPA0+_13, TPA0+_14, TPA0+_15, TPA0+_16, TPA0+_17, TPA0+_18, TPA0+_19, TPA0+_20, TPA0+_21, TPA0+_22, TPA0+_23, TPA0+_24, TPA0+_25, TPA0+_26, TPA0+_27, TPA0+_28, TPA0+_29, TPA0+_30, TPA0+_31, TPA0+_32, TPA0+_33, TPA0+_34, TPA0+_35, TPA0+_36, TPA0+_37, TPA0+_38, TPA0+_39, TPA0+_40, TPA0+_41, TPA0+_42, TPA0+_43, TPA0+_44, TPA0+_45, TPA0+_46, TPA0+_47, TPA0+_48, TPA0+_49, TPA0+_50, TPA0+_51, TPA0+_52, TPA0+_53, TPA0+_54, TPA0+_55, TPA0+_56, TPA0+_57, TPA0+_58, TPA0+_59, TPA0+_60, TPA0+_61, TPA0+_62, TPA0+_63, TPA0+_64, TPA0+_65, TPA0+_66, TPA0+_67, TPA0+_68, TPA0+_69, TPA0+_70, TPA0+_71, TPA0+_72, TPA0+_73, TPA0+_74, TPA0+_75, TPA0+_76, TPA0+_77, TPA0+_78, TPA0+_79, TPA0+_80, TPA0+_81, TPA0+_82, TPA0+_83, TPA0+_84, TPA0+_85, TPA0+_86, TPA0+_87, TPA0+_88, TPA0+_89, TPA0+_90, TPA0+_91, TPA0+_92, TPA0+_93, TPA0+_94, TPA0+_95, TPA0+_96, TPA0+_97, TPA0+_98, TPA0+_99, TPA0+_100, TPA0+_101, TPA0+_102, TPA0+_103, TPA0+_104, TPA0+_105, TPA0+_106, TPA0+_107, TPA0+_108, TPA0+_109, TPA0+_110, TPA0+_111, TPA0+_112, TPA0+_113, TPA0+_114, TPA0+_115, TPA0+_116, TPA0+_117, TPA0+_118, TPA0+_119, TPA0+_120, TPA0+_121, TPA0+_122, TPA0+_123, TPA0+_124, TPA0+_125, TPA0+_126, TPA0+_127, TPA0+_128, TPA0+_129, TPA0+_130, TPA0+_131, TPA0+_132, TPA0+_133, TPA0+_134, TPA0+_135, TPA0+_136, TPA0+_137, TPA0+_138, TPA0+_139, TPA0+_140, TPA0+_141, TPA0+_142, TPA0+_143, TPA0+_144, TPA0+_145, TPA0+_146, TPA0+_147, TPA0+_148, TPA0+_149, TPA0+_150, TPA0+_151, TPA0+_152, TPA0+_153, TPA0+_154, TPA0+_155, TPA0+_156, TPA0+_157, TPA0+_158, TPA0+_159, TPA0+_160, TPA0+_161, TPA0+_162, TPA0+_163, TPA0+_164, TPA0+_165, TPA0+_166, TPA0+_167, TPA0+_168, TPA0+_169, TPA0+_170, TPA0+_171, TPA0+_172, TPA0+_173, TPA0+_174, TPA0+_175, TPA0+_176, TPA0+_177, TPA0+_178, TPA0+_179, TPA0+_180, TPA0+_181, TPA0+_182, TPA0+_183, TPA0+_184, TPA0+_185, TPA0+_186, TPA0+_187, TPA0+_188, TPA0+_189, TPA0+_190, TPA0+_191, TPA0+_192, TPA0+_193, TPA0+_194, TPA0+_195, TPA0+_196, TPA0+_197, TPA0+_198, TPA0+_199, TPA0+_200, TPA0+_201, TPA0+_202, TPA0+_203, TPA0+_204, TPA0+_205, TPA0+_206, TPA0+_207, TPA0+_208, TPA0+_209, TPA0+_210, TPA0+_211, TPA0+_212, TPA0+_213, TPA0+_214, TPA0+_215, TPA0+_216, TPA0+_217, TPA0+_218, TPA0+_219, TPA0+_220, TPA0+_221, TPA0+_222, TPA0+_223, TPA0+_224, TPA0+_225, TPA0+_226, TPA0+_227, TPA0+_228, TPA0+_229, TPA0+_230, TPA0+_231, TPA0+_232, TPA0+_233, TPA0+_234, TPA0+_235, TPA0+_236, TPA0+_237, TPA0+_238, TPA0+_239, TPA0+_240, TPA0+_241, TPA0+_242, TPA0+_243, TPA0+_244, TPA0+_245, TPA0+_246, TPA0+_247, TPA0+_248, TPA0+_249, TPA0+_250, TPA0+_251, TPA0+_252, TPA0+_253, TPA0+_254, TPA0+_255, TPA0+_256, TPA0+_257, TPA0+_258, TPA0+_259, TPA0+_260, TPA0+_261, TPA0+_262, TPA0+_263, TPA0+_264, TPA0+_265, TPA0+_266, TPA0+_267, TPA0+_268, TPA0+_269, TPA0+_270, TPA0+_271, TPA0+_272, TPA0+_273, TPA0+_274, TPA0+_275, TPA0+_276, TPA0+_277, TPA0+_278, TPA0+_279, TPA0+_280, TPA0+_281, TPA0+_282, TPA0+_283, TPA0+_284, TPA0+_285, TPA0+_286, TPA0+_287, TPA0+_288, TPA0+_289, TPA0+_290, TPA0+_291, TPA0+_292, TPA0+_293, TPA0+_294, TPA0+_295, TPA0+_296, TPA0+_297, TPA0+_298, TPA0+_299, TPA0+_300, TPA0+_301, TPA0+_302, TPA0+_303, TPA0+_304, TPA0+_305, TPA0+_306, TPA0+_307, TPA0+_308, TPA0+_309, TPA0+_310, TPA0+_311, TPA0+_312, TPA0+_313, TPA0+_314, TPA0+_315, TPA0+_316, TPA0+_317, TPA0+_318, TPA0+_319, TPA0+_320, TPA0+_321, TPA0+_322, TPA0+_323, TPA0+_324, TPA0+_325, TPA0+_326, TPA0+_327, TPA0+_328, TPA0+_329, TPA0+_330, TPA0+_331, TPA0+_332, TPA0+_333, TPA0+_334, TPA0+_335, TPA0+_336, TPA0+_337, TPA0+_338, TPA0+_339, TPA0+_340, TPA0+_341, TPA0+_342, TPA0+_343, TPA0+_344, TPA0+_345, TPA0+_346, TPA0+_347, TPA0+_348, TPA0+_349, TPA0+_350, TPA0+_351, TPA0+_352, TPA0+_353, TPA0+_354, TPA0+_355, TPA0+_356, TPA0+_357, TPA0+_358, TPA0+_359, TPA0+_360, TPA0+_361, TPA0+_362, TPA0+_363, TPA0+_364, TPA0+_365, TPA0+_366, TPA0+_367, TPA0+_368, TPA0+_369, TPA0+_370, TPA0+_371, TPA0+_372, TPA0+_373, TPA0+_374, TPA0+_375, TPA0+_376, TPA0+_377, TPA0+_378, TPA0+_379, TPA0+_380, TPA0+_381, TPA0+_382, TPA0+_383, TPA0+_384, TPA0+_385, TPA0+_386, TPA0+_387, TPA0+_388, TPA0+_389, TPA0+_390, TPA0+_391, TPA0+_392, TPA0+_393, TPA0+_394, TPA0+_395, TPA0+_396, TPA0+_397, TPA0+_398, TPA0+_399, TPA0+_400, TPA0+_401, TPA0+_402, TPA0+_403, TPA0+_404, TPA0+_405, TPA0+_406, TPA0+_407, TPA0+_408, TPA0+_409, TPA0+_410, TPA0+_411, TPA0+_412, TPA0+_413, TPA0+_414, TPA0+_415, TPA0+_416, TPA0+_417, TPA0+_418, TPA0+_419, TPA0+_420, TPA0+_421, TPA0+_422, TPA0+_423, TPA0+_424, TPA0+_425, TPA0+_426, TPA0+_427, TPA0+_428, TPA0+_429, TPA0+_430, TPA0+_431, TPA0+_432, TPA0+_433, TPA0+_434, TPA0+_435, TPA0+_436, TPA0+_437, TPA0+_438, TPA0+_439, TPA0+_440, TPA0+_441, TPA0+_442, TPA0+_443, TPA0+_444, TPA0+_445, TPA0+_446, TPA0+_447, TPA0+_448, TPA0+_449, TPA0+_450, TPA0+_451, TPA0+_452, TPA0+_453, TPA0+_454, TPA0+_455, TPA0+_456, TPA0+_457, TPA0+_458, TPA0+_459, TPA0+_460, TPA0+_461, TPA0+_462, TPA0+_463, TPA0+_464, TPA0+_465, TPA0+_466, TPA0+_467, TPA0+_468, TPA0+_469, TPA0+_470, TPA0+_471, TPA0+_472, TPA0+_473, TPA0+_474, TPA0+_475, TPA0+_476, TPA0+_477, TPA0+_478, TPA0+_479, TPA0+_480, TPA0+_481, TPA0+_482, TPA0+_483, TPA0+_484, TPA


```
MDIO01--> MS Card Detect
MDIO03--> SD Write Protect
MDIO04--> SD Card Power0 Control/
           MS Power Control
MDIO07--> SD External Clock/
           MS External Clock
MDIO08--> SD Command/MS Bus State
MDIO09--> SD Clock/MS Clock
MDIO10--> SD Data 0/MS Data 0
MDIO11--> SD Data 1/MS Data 1
MDIO12--> SD Data 2/MS Data 2
MDIO13--> SD Data 3/MS Data 3
```










DC - IN















+3VA0



+2.5VS



+1.2VSP




<Variant Name>


ASUS		Title :POWER_VGA_+1.2VSP	
<OrgName>		Engineer:	
Size	Project Name	Rev	
Custom	NAPA	2.0	
Date: Friday, November 25, 2005		Sheet	53 of 63

TOTAL POWER=65W
-->3.42A




Charge Current Ichg =
[0.075V/Rsense(CHG)]*[VCLS/4.096V]
Rsense(CHG)=0.025 ohm
VICTL=3.4632V => Ichg = 2.53A




PRE CHARGE CIRCUIT




PIC16F57




BATTERY IN DETECT




ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF



BATTERY A/D_SD# (OVP)





POWER GOOD DETECTOR





TPC28T	T6003	VRM_PWRGD
TPC28T	T6004	DDR_PWRGD
TPC28T	T6005	3V_5V_PWRGD
TPC28T	T6006	1.05V_1.5V_PWRGD

ASUS		Title : POWER_PROTECT	
<OrgName>		Engineer:	
Size	Project Name	Rev	
Custom	NAPA	2.0	
Date: Friday, November 25, 2005	Sheet	57	of 63


SUSC#_PWR POWER




SUSB#_PWR POWER




ASUS		Title : POWER_LOAD SWITCH	
<OrgName>		Engineer:	
Size	Project Name	NAPA	Rev 2.0
Custom			
Date: Friday, November 25, 2005		Sheet 58	of 63





FOR POWER TEST



Revision History

V1.0 to V1.1

1. D58 change from DAP202 to 1ss355
2. Panel detection chagne from PID to EDID method.
3. Reserve panel dectection by PID method.
4. Tuning power sequence by power circuitry.
5. TP_MA_RCVEN* net can't connect with TP_MB_RCVEN*, so cut it.
6. CPU address A14 and A15 is swap for booting.
7. Populate R6347 = R6348 =120 Ohm by nVIDIA recommend.
8. Change VGA chip from G72M-V to G72M, so change device ID strapping.
9. CHG_FULL_OC net has doubled pull-up to +3vs and +3vsus, so remove +3vsus pull-up for leakage.
10. CLK_EN# pull-up to +3vs will has leakage current from cpu vcore controller. so remove it.
11. Lan chip reset signal has leakage current output to system reset signal, so add D6006 to solve it.
12. +1.5VS power trace is too small from source to calistoga IC, so increase trace width.
13. Remove R639 because system has no shutdown signal from POWER.
14. R638 change to 200k and C698 change to 1uF for power on button feeling.
15. CF618, 16, 15 has wrong connection, correct it.
16. C138=C139=22pF for tunning 14.318MHz crystal freauency.
17. RN15 pin 2 pull-up power change from +3V to +3VS for solving leakage current at S3 state.
18. Change audio circuitry for solving pop noise.
19. Change pci-express decoupling caps from 0.1uF/Y5V to 0.1uF/X5R.
20. Microphone pull-up power source change to OP AMP generate.
21. R287=0 Ohm and R290 remove for G72M need +3VS level input about 27MHz spread spectrum input pin.
22. MAX6649 be used on G72M has wrong connection, so correct it.
23. Populate R574=0 Ohm for XD card work fine.
24. Remove R6360, R6361, R6358, R6359 for JTAG pin pull-up/down on G72M.
25. Populate C563, C566 for improve microphone quality.
26. Add D6008 for PM_RSMRST# discharge quickly.
27. Tunning C141-C146, R128, C490 value base on EVT report about clk signal quality issue.
28. Add ODD disable function support.

V1.1 to V2.0

1. Calistoga CRT disable guide change, so IREF pin connect to power directly.
2. Add circuitry for newcard disable support.
3. R381 change to 1K Ohm for ODD disable support.
4. Reserve newcard type debug card support circuitry.
5. Add mini card type debug card support circuitry.
6. MAX6649 be used on G72M change to MAX6657.
7. Add TPM connector debug card support.
8. The reset signal of lan chip pull-down 10K Ohm.
9. RTCRST# delay time control add diode for quick discharge.
10. Populate R6351, C? for solving led will flash once when system power on.
11. Add usb spring and beas on agnd and dgnd for EMI request.
12. Disable audio jack sense feature.
13. Add Q6130 for 1HZ flash



PROJECT: V6J

REVISION

2.0

DATE: **Friday, November 25, 2005**

SHEET **61** OF **63**

DESCRIPTION:

Content

SCHEMATIC FILE NAME :

<OrgName>

DESIGN ENGINEER :

Feng Lin

RELEASE DATE :

<http://laptop-motherboard-schematic.blogspot.com/>

