


01. Block Diagram
02. System Setting
03. CPU(1)_DMI,PEG,FDI,CLK,MISC
04. CPU(2)_DDR3
05. CPU(3)_CFG,RSVD,GND
06. CPU(4)_PWR
07. CPU(5)_XDP
16. DDR3(1)_SO-DIMMO
17. DDR3(2)_SO-DIMM1
18. DDR3(3)_CA/DQ Voltage
19. VID Controller
20. PCH(1)_SATA,IHDA,RTC,LPC
21. PCH(2)_PCIE,CLK,SMB,PEG
22. PCH(3)_FDI,DMI,SYS_PWR
23. PCH(4)_DP,LVDS,CRT
24. PCH(5)_PCI,NVRAM,USB
25. PCH(6)_CPU,GPIO,MISC
26. PCH(7)_POWER,GND
27. PCH(8)_POWER,GND
28. PCH(9)_SPI,SMB
29. CLK_ICS9LPR362
30. EC_IT8512(1)
31. EC_IT8512(2)KB,TP,FP
32. RST_Reset Circuit
33. LAN_AR8131
34. LAN_RJ45
36. AUD(1)_ALC663VD
37. AUD(2)_AMP,JACK
38. AUD(3)_FM2010
40. CB(1)_RSU230
43. CB(4)_NewCard
44. BUG_Debug
45. CRT(1)_LVDS
46. CRT(2)_D-Sub
47. CRT(3)_Display Port
48. TV(1)_HDMI
50. FAN_Fan,Sensor
51. XDD_HDD,ODD
52. USB_USB Port
53. MINICARD_WLAN
56. LED_Indicator
57. DSG_Discharge
60. DC_DC/BAT CONN
61. BT_Bluetooth
64. TUN_TV Tuner
65. ME_CONN,Skew Hole
66. ESA_ESATA
69. OTH_GAME-LED
70. VGA(1)_MXM Slot
71. VGA(2)_LVDS Switch
80. PWR(1)_VCORE
81. PWR(2)_SYSTEM_+12VSUS
82. PWR(3)_VTT_CPUS & 1.05VS
83. PWR(4)_I/O_DDR & VTT
84. PWR(5)_****
85. PWR(6)_+1.8VS
86. PWR(7)_****
88. PWR(9)_CHARGER
90. PWR(11)_DETECT
91. PWR(12)_LOAD SWITCH
92. PWR(13)_PROTECT
93. PWR(14)_SIGNAL
94. PWR(15)_FLOWCHART
95. System History
98. Power On Sequence
99. Power On Timing

G60J Schematics for Calpella Platform Rev. 1.5

BLOCK DIAGRAM



PCH_IBEX GPIO					EC IT8512		EC IT8301	
PCH_IBEX GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power	EC GPIO	Use As	Signal Name	
GPIO 00	GPO	PCH_GPIO0_R	-	+3VS	GPA0	O	PWR_LED#	
GPIO 01	-	-	INT TBD	+3VS	GPA1	O	CHG_LED#	
GPIO [2:5]	Native	PCI_INT[E:H]#	EXT PU	+5VS	GPA2	-	-	
GPIO 06	GPI	DGPU_PWR_EN	INT TBD	+3VS	GPA3	O	GAME_LED_EC#	
GPIO 07	-	-	INT TBD	+3VS	GPA4	O	LCD_BL_PWM	
GPIO 08	GPI	EXT_SMI#	EXT PU & INT PU	+3VSUS	GPA5	O	FAN_PWM	
GPIO 09	Native	USB_OC5#	EXT PU	+3VSUS	GPA6	-	-	
GPIO 10	Native	USB_OC6#	EXT PU	+3VSUS	GPA7	-	-	
GPIO 11	GPI	EXT_SCI#	EXT PU	+3VSUS	GPB0	O	SUSC_EC#	
GPIO 12	Native	PM_LANPHY_EN	EXT PU	+3VSUS	GPB1	O	SUSB_EC#	
GPIO 13	-	-	-	+3VSUS	GPB2	-	-	
GPIO 14	GPO	CB_SD#	EXT PU(DIODE DNI)	+3VSUS	GPB3	IO	SMB0_CLK	
GPIO 15	GPO	WLAN_ON	INT PD	+3VSUS	GPB4	IO	SMB0_DAT	
GPIO 16	GPO	DGPU_HOLD_RST#	-	+3VS	GPB5	O	A20GATE	
GPIO 17	GPO	DGPU_PWROK	EXT PD & INT TBD	+3VS	GPB6	O	RCIN#	
GPIO 18	Native	CLKREQ1_TV#	EXT PU(DNI)/PD	+3VS	GPB7	O	PM_RSMRST#	
GPIO 19	GPI	SATA_DET#1_R	-	+3VS	GPC0	-	-	
GPIO 20	Native	CLKREQ2_WLAN#	EXT PU(DNI)/PD	+3VS	GPC1	IO	SMB1_CLK	
GPIO 21	GPI	SATA_DET#0_R	-	+3VS	GPC2	IO	SMB1_DAT	
GPIO 22	GPO	WLAN_LED	EXT PD	+3VS	GPC3	O	PM_PWRBTN#	
GPIO 23	-	-	-	+3VS	GPC4	I	AC_IN_OC#	
GPIO 24	GPO	OC_LAN_RST#	EXT PU	+3VSUS	GPC5	O	OP_SD#	
GPIO 25	Native	CLKREQ3_NEWCARD#	EXT PU(DNI)/PD	+3VSUS	GPC6	I	BAT1_IN_OC#	
GPIO 26	Native	CLKREQ4_ESATA#	EXT PU(Not used)	+3VSUS	GPC7	I	RFON_SW#	
GPIO 27	-	-	INT WEAK PU	+3VSUS	GPD0	I	PWRLIMIT#	
GPIO 28	GPO	BT_LED/SPI_CS#2	EXT PD	+3VSUS	GPD1	I	PM_SUSC#	
GPIO 29	Native	ME_PM_SLP_LAN#	EXT PU(DNI)/PD(DNI)	+3VSUS	GPD2	I	BUF_PLT_RST#	
GPIO 30	Native	ME_SUSPWRDNACK / RTLAN_DSM#	EXT PU	+3VSUS	GPD3	O	EXT_SCI#	
GPIO 31	Native	ME_AC_PRESENT	EXT PU	+3VSUS	GPD4	O	EXT_SMI#	
GPIO 32	Native	PM_CLKRUN#	EXT PU	+3VS	GPD5	O	LCD_BACKOFF#	
GPIO 33	-	-	-	+3VS	GPD6	I	FAN0_TACH	
GPIO 34	Native	STP_PCI#	EXT PU	+3VS	GPD7	-	-	
GPIO 35	Native	SATA_CLK_REQ#	EXT PU/PD(DNI)	+3VS	GPE0	O	VSUS_ON	
GPIO 36	GPO	DGPU_PWR_EN#	EXT PU	+3VS	GPE1	O	EGAD (IT8301 Address/Data connect)	
GPIO 37	GPI	DGPU_PRSTN#	EXT PU	+3VS	GPE2	O	EGCS# (IT8301 Cycle Start connect)	
GPIO 38	GPI	PCB_ID0	EXT PD	+3VS	GPE3	O	EGCLK (IT8301 Clock connect)	
GPIO 39	GPI	PCB_ID1	EXT PD	+3VS	GPE4	I	PWR_SW#	
GPIO 40	Native	USB_OC1#	EXT PU (Not used)	+3VSUS	GPE5	-	-	
GPIO 41	Native	USB_OC2#	EXT PU (Not used)	+3VSUS	GPE6	I	LID_SW#	
GPIO 42	Native	USB_OC3#	EXT PU (Not used)	+3VSUS	GPE7	I	CAP_ACK#	
GPIO 43	Native	USB_OC4#	EXT PU (Not used)	+3VSUS	GPF0	-	-	
GPIO 44	-	-	EXT PU (Not used)	+3VSUS	GPF1	-	-	
GPIO 45	-	-	EXT PU (Not used)	+3VSUS	GPF2	I	EXP_GATE#	
GPIO 46	-	-	EXT PU (Not used)	+3VSUS	GPF3	-	-	
GPIO 47	Native	CLKREQ_PEG#	EXT PD	+3VSUS	GPF4	I	TP_CLK	
GPIO 48	-	-	-	+3VS	GPF5	IO	TP_DAT	
GPIO 49	GPO	GPU_RST# / CRIT_TEMP_REP#_R	-	+3VS	GPF6	O	THRO_CPU	
GPIO 50	-	-	EXT PU (Not used)	+5VS	GPF7	IO	H_PECI	
GPIO 51	Native	PCI_GNT1#	INT PU	+3VS	PG0	-	-	
GPIO 52	GPO	DGPU_SELECT#	EXT PU	+5VS	GP1	I	PM_SUSB#	
GPIO 53	-	-	INT PU	+3VS	GP2	-	-	
GPIO 54	-	-	-	+5VS	GP6	-	-	
GPIO 55	Native	PCI_GNT3#	INT PU	+3VS	GPH0	IO	PM_CLKRUN#	
GPIO 56	Native	CLKREQ_GLAN#	EXT PU(DNI)/PD	+3VSUS	GPH1	-	-	
GPIO 57	GPO	BT_ON	EXT PU(DIODE)	+3VSUS	GPH2	O	GFX_VR_ON	
GPIO 58	Native	SML1_CLK	EXT PU	+3VSUS	GPH3	O	BAT_LEARN	
GPIO 59	Native	USB_OC0#	EXT PU (Not used)	+3VSUS	GPH4	O	HSCK	
GPIO 60	GPO	RTLAN_DSM_EN	EXT PU	+3VSUS	GPH5	O	NUM_LED#	
GPIO 61	-	-	-	+3VSUS	GPH6	O	CAP_LED#	
GPIO 62	-	-	-	+3VSUS	GPIO	-	-	
GPIO 63	-	-	-	+3VSUS	GPI1	I	SUS_PWRGD	
GPIO 64	Native	CLK_OUT0	INT TBD	+3VS	GPI2	I	ALL_SYSTEM_PWRGD	
GPIO 65	Native	CLK_OUT1	INT TBD	+3VS	GPI3	I	VRM_PWRGD	
GPIO 66	-	-	INT TBD	+3VS	GPI4	I	GFX_VR	
GPIO 67	-	-	INT TBD	+3VS	GPI5	I	ALS_AD	
GPIO 72	-	-	-	+3VSUS	GPI6	-	-	
GPIO 73	-	-	EXT PU (Not used)	+3VSUS	GPI7	-	-	
GPIO 74	-	-	EXT PU (Not used)	+3VSUS	GPJ0	O	CPU_VRON	
GPIO 75	Native	SML1_DAT	EXT PU	+3VSUS	GPJ1	O	PM_PWROK	

EC GPIO	Use As	Signal Name
GPA0	O	PWR_LED#
GPA1	O	CHG_LED#
GPA2	-	-
GPA3	O	GAME_LED_EC#
GPA4	O	LCD_BL_PWM
GPA5	O	FAN_PWM
GPA6	-	-
GPA7	-	-
GPB0	O	SUSC_EC#
GPB1	O	SUSB_EC#
GPB2	-	-
GPB3	IO	SMB0_CLK
GPB4	IO	SMB0_DAT
GPB5	O	A20GATE
GPB6	O	RCIN#
GPB7	O	PM_RSMRST#
GPC0	-	-
GPC1	IO	SMB1_CLK
GPC2	IO	SMB1_DAT
GPC3	O	PM_PWRBTN#
GPC4	I	AC_IN_OC#
GPC5	O	OP_SD#
GPC6	I	BAT1_IN_OC#
GPC7	I	RFON_SW#
GPD0	I	PWRLIMIT#
GPD1	I	PM_SUSC#
GPD2	I	BUF_PLT_RST#
GPD3	O	EXT_SCI#
GPD4	O	EXT_SMI#
GPD5	O	LCD_BACKOFF#
GPD6	I	FAN0_TACH
GPD7	-	-
GPE0	O	VSUS_ON
GPE1	O	EGAD (IT8301 Address/Data connect)
GPE2	O	EGCS# (IT8301 Cycle Start connect)
GPE3	O	EGCLK (IT8301 Clock connect)
GPE4	I	PWR_SW#
GPE5	-	-
GPE6	I	LID_SW#
GPE7	I	CAP_ACK#
GPF0	-	-
GPF1	-	-
GPF2	I	EXP_GATE#
GPF3	-	-
GPF4	I	TP_CLK
GPF5	IO	TP_DAT
GPF6	O	THRO_CPU
GPF7	IO	H_PECI
PG0	-	-
GP1	I	PM_SUSB#
GP2	-	-
GP6	-	-
GPH0	IO	PM_CLKRUN#
GPH1	-	-
GPH2	O	GFX_VR_ON
GPH3	O	BAT_LEARN
GPH4	O	HSCK
GPH5	O	NUM_LED#
GPH6	O	CAP_LED#
GPIO	-	-
GPI1	I	SUS_PWRGD
GPI2	I	ALL_SYSTEM_PWRGD
GPI3	I	VRM_PWRGD
GPI4	I	GFX_VR
GPI5	I	ALS_AD
GPI6	-	-
GPI7	-	-
GPJ0	O	CPU_VRON
GPJ1	O	PM_PWROK
GPJ2	O	VSET_EC
GPJ3	O	ISET_EC
GPJ4	O	TP_LED
GPJ5	-	-

EC GPIO	Use As	Signal Name
GPIO0	I	ME_PM_SLP_M#
GPIO1	I	ME_SUSPWRDNACK
GPIO2	-	-
GPIO3	-	-
GPIO4	I	ME_+VM_PWRGD
GPIO5	I	ME_PM_SLP_LAN#
GPIO6	O	ME_AC_PRESENT
GPIO7	-	-
GPIO8	-	-
GPIO9	-	-
GPIO10	-	-
GPIO11	-	-
GPIO12	O	ME_PWROK
GPIO13	-	-
GPIO14	O	ME_SLP_M_EC#
GPIO15	-	-
GPIO16	-	-
GPIO17	-	-
GPIO18	-	-
GPIO19	-	-
GPIO20	-	-
GPIO21	-	-
GPIO22	-	-
GPIO23	-	-
GPIO24	-	-
GPIO25	-	-
GPIO26	-	-
GPIO27	-	-
GPIO28	-	-
GPIO29	-	-
GPIO30	-	-
GPIO31	-	-
GPIO32	-	-
GPIO33	-	-
GPIO34	-	-
GPIO35	-	-
GPIO36	-	-
GPIO37	-	-

SM_BUS ADDRESS :

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2h)
SO-DIMM 0	1010000x (A0h)
SO-DIMM 1	1010001x (A4h)
CPU Thermal IC(G780)	1001100x (98h)
VGA Thermal IC(G781-1)	1001101x (9Ah)
VGA Thermal Sensor(NB9E-GE1)	1001111x (9Eh)
VID Controller ASM8272	0011011x (36h)
DSP FM2010	

PCIE 1	Minicard TV Tuner	USB 0	USB Port (1)
PCIE 2	Minicard WLAN	USB 1	USB Port (2)
PCIE 3	Newcard	USB 2	USB Port (3)
PCIE 4	N/A	USB 3	USB Port (4)
PCIE 5	PCIE to SATA (SR)	USB 4	CMOS Camera
PCIE 6	GLAN	USB 5	Newcard
PCIE 7	N/A	USB 6	Minicard TV Tuner
PCIE 8	N/A	USB 7	N/A
		USB 8	OLED
		USB 9	WLAN
		USB 10	N/A
		USB 11	USB Port (5)
		USB 12	Bluetooth
		USB 13	Finger Print

SATA0	SATA HDD(1)
SATA1	SATA ODD
SATA2	N/A
SATA3	N/A
SATA4	SATA HDD(2)
SATA5	eSATA

PEGATRON Title : System Setting

Engineer: Kenny Wu

Size C


Project Name G60J



Date: Friday, July 31, 2009


Sheet 2 of 99


Rev 1.4

http://hop-elektronika.net









CPU XDP connector



PEGATRON		Title : NB(1) ****	
BU2/RD1		Engineer: <i>Kenny Wu</i>	
Size	Project Name		Rev
Custom	G60J		1.4
Date: Friday, July 31, 2009		Sheet	8 of 99



PEGATRON		Title : NB(2) ****	
BU2/RD1		Engineer: <i>Kenny Wu</i>	
Size	Project Name		Rev
Custom	G60J		1.4
Date: Friday, July 31, 2009		Sheet	9 of 99



PEGATRON		Title : NB(3) ****	
BU2/RD1		Engineer: <i>Kenny Wu</i>	
Size	Project Name		Rev
Custom	G60J		1.4
Date: Friday, July 31, 2009	Sheet	10	of 99




PEGATRON		Title : NB(4) ****	
BU2/RD1		Engineer: <i>Kenny Wu</i>	
Size	Project Name		Rev
Custom	G60J		1.4
Date: Friday, July 31, 2009	Sheet	11	of 99




PEGATRON		Title : NB(5) ****	
BU2/RD1		Engineer: <i>Kenny Wu</i>	
Size	Project Name		Rev
Custom	G60J		1.4
Date: Friday, July 31, 2009	Sheet	12	of 99






PEGATRON		Title : NB(6) ****	
BU2/RD1		Engineer: <i>Kenny Wu</i>	
Size	Project Name		Rev
Custom	G60J		1.4
Date: Friday, July 31, 2009	Sheet	13	of 99










PEGATRON		Title : NB(7)_****	
BU2/RD1		Engineer: <i>Kenny Wu</i>	
Size A	Project Name G60J		Rev 1.4
Date: Friday, July 31, 2009		Sheet	14 of 99



PEGATRON		Title : NB(8)_****	
BU2/RD1		Engineer: <i>Kenny Wu</i>	
Size A	Project Name G60J		Rev 1.4
Date: Friday, July 31, 2009		Sheet	15 of 99






DDR3 Vref


Intel Document Number: 400755
Calpella Clarksfield DDR3 SO-DIMM VREFDQ
Platform Design Guide Change Details

+1.5V_DDR3	<16,17>
M_VREFCA_DIMM0	<16>
M_VREFDQ_DIMM0	<16>
M_VREFCA_DIMM1	<17>
M_VREFDQ_DIMM1	<17>
+3V0	<24,33,43,45,57,61,64,69,91>
+5VSUS	<27,56,81,91>
+5VA	<31,56,81,82,83>




R1.4--1

Block Diagram




+VTT_CPU <3,6,7,25,26,27,29,32,57,82>
+3VS <29,48,80,91,92>





R1.4--2

RTC battery









Request by CSC
for CMOS clear
function

CMOS Settings	JRST2001
Clear CMOS	Shunt
Keep CMOS	Open (Default)



TPM Settings	JRST2002
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)

HDA_SYNC: Select VCCVRM 1.5V or 1.8V




Strap information:


HDA_SPKR: No reboot strap
Low: Disable.
High: Enable

HDA_DOCK_EN#:
1. Flash descriptor security:
Sampled low: override
Sampled high: in effect.
2. GPIO33 low on the rising edge of PWROK,
Will also disable Intel ME.



SPI_MOSI: iTPM strap.
Mount R2015: Enable
Unmount R2015: Disable (default)


+1.05VS	+1.05VS	<26,27,57,69,91>
+VCC_RTC	+VCC_RTC	<27>
+3VS	+3VS	<29,48,80,91,92>
+1.05VM_ORG	+1.05VM_ORG	<27>
+VTT_PCH_VCCIO	+VTT_PCH_VCCIO	<26,27>
+3VM_SPI	+3VM_SPI	<28>





R1.2 --7		U2001G	
<3>	DMI_RXN0	BC24	DMIR5XN
<3>	DMI_RXN1	B122	DMIR6XN
<3>	DMI_RXN2	AW20	DMIR2RXN
<3>	DMI_RXN3	B160	DMIR5RXN
<3>	DMI_RXP0	BC04	DMIR0XP
<3>	DMI_RXP1	BC22	DMIR1XP
<3>	DMI_RXP2	BA20	DMIR2XP
<3>	DMI_RXP3	BC20	DMIR3XP
<3>	DMI_TXN0	BE22	DMIT0TXN
<3>	DMI_TXN1	BF21	DMIT1TXN
<3>	DMI_TXN2	BD20	DMIT2TXN
<3>	DMI_TXN3	BE18	DMIT3TXN
<3>	DMI_TXP0	BD22	DMIT0TXP
<3>	DMI_TXP1	BH21	DMIT1TXP
<3>	DMI_TXP2	BC20	DMIT2TXP
<3>	DMI_TXP3	BD18	DMIT3TXP





Display Port Disable: (For discrete graphic)


1. NC:
ALL

LVDS Disable: (For discrete graphic)


1. NC:
LVDSA_DATA [3:0], LVDSA_DATA# [3:0],
LVDSA_CLK, LVDSA_CLK#, LVDSB_DATA [3:0],
LVDSB_DATA# [3:0], LVDSB_CLK, LVDSB_CLK#
L_VDD_EN, L_BKLTEN, L_BKLTCTL, LVD_VREFH
LVD_VREFL, LVD_IBG, LVD_VBG
2. Connected to GND:
VccALVDS, VccTX_LVDS

CRT Disable: (For discrete graphic)


1. NC:
CRT_RED, CRT_GREEN, CRT_BLUE
CRT_HSYNC, CRT_VSYNC
2. 1-k Ω $\pm$ 0.5% pull-down to GND:
DAC_IREF
3. Connected to GND:
CRT_ITRN
4. Connect to +V3.3:
VCCADAC








PCH SPI ROM




SPI FROM EC

For EC request.


SPI FLASH CON




SPI Setting for layout:







PCH




EC







- +3VA_EC <30,32>
- +3VO <3V>
- +3VS <24,33,43,45,57,61,64,69,91>
- +3VS <29,48,80,91,92>
- +5VA <56,81,82,83>
- +5V <56,44,45,52,56,57,65,69,91>
- +5VS <27,30,37,45,46,48,50,51,56,57,70,80,91>



Thermal Policy



+3VS  +3VS <29,48,80,91,92>
+3VSUS  +3VSUS <27,30,34,37,53,81,82,92>








R1.4--6

STUFF for NON_IAMT



STUFF for IAMT

R1.4-2





Audio Codec






Audio Power

FOR ADJUST MODE:



$$V_o = 1.25 \cdot (1 + R_{3706}/R_{3705})$$

$$= 1.25 * (1 + 100K/34.8K) = 4.84$$








Internal Speaker Conn.




Reserved for EMI



- +5VS <27,30,31,45,46,48,50,51,56,57,70,80,91>
- +3VSUS <27,30,33,34,53,81,82,92>
- +12V <91>
- +3VS <29,48,80,91,92>





R1.2,item L1




+3VS O  +3VS <29,48,80,91,92>

PEGATRON		Title : CB(2)_R5C833	
BU2/RD1		Engineer: Kenny Wu	
Size C	Project Name G60J		Rev 1.4
Date: Friday, July 31, 2009		Sheet 41 of 99	

+3VS  +3VS <29,48,80,91,92>
+12V  +12V <37,91>





+1.5VS ○ +1.5VS <26,53,57,64,91>
+3VO ○ +3V <24,33,45,57,61,64,69,91>
+3VS ○ +3VS <29,48,80,91,92>




3.0V-3.6V
Ave= 1000mA
Max= 1300 mA

1.35V-1.65V
Ave= 500 mA
Max= 650 mA


3.0V-3.6V
Ave= 200mA
Max= 275 mA




NewCard Ejector






For NewCard Debug Card





LPC Debug Port











This setting is for M52J/G50J colay:
M52J: Camera*1 (F4501, L4502 can cost down)
G50J: USB portx1, Camerax1.



- +3VS -> +3VS <29,48,80,91,92>
- +3V -> +3V <24,33,43,57,61,64,69,91>
- +12VS -> +12VS <28,91>
- +5V -> +5V <31,36,44,52,56,57,65,69,91>
- +5VS -> +5VS <27,30,31,37,46,48,50,51,56,57,70,80,91>





+3VS +3VS <29,48,80,91,92>
 +5VS +5V <31,36,44,52,56,57,65,69,91>
 +5VS +5VS <27,30,31,37,45,48,50,51,56,57,70,80,91>



R2.0


+3VS  +3VS <29,48,80,91,92>
+5VS  +5VS <27,30,31,37,45,46,48,50,51,56,57,70,80,91>



CFD


- <70> HDMI_HPD_DGPU <70> SL4800 2 1 HDMI_HPD
- <70> HDMI_CLKN_DGPU CFD1 2 RN4805A HDMI_CLKN
- <70> HDMI_CLKP_DGPU CFD3 2 RN4805A HDMI_CLKP
- <70> HDMI_TXN0_DGPU CFD1 2 RN4806A HDMI_TXN0
- <70> HDMI_TXP0_DGPU CFD3 2 RN4806A HDMI_TXP0
- <70> HDMI_TXN1_DGPU CFD1 2 RN4807A HDMI_TXN1
- <70> HDMI_TXP1_DGPU CFD3 2 RN4807A HDMI_TXP1
- <70> HDMI_TXN2_DGPU CFD1 2 RN4808A HDMI_TXN2
- <70> HDMI_TXP2_DGPU CFD3 2 RN4808A HDMI_TXP2

R2.0-1



R1.4-7

- <70> HDMI_HPD_DGPU <70> SL4800 2 1 HDMI_HPD
- <70> HDMI_CLKN_DGPU CFD1 2 RN4805A HDMI_CLKN
- <70> HDMI_CLKP_DGPU CFD3 2 RN4805A HDMI_CLKP
- <70> HDMI_TXN0_DGPU CFD1 2 RN4806A HDMI_TXN0
- <70> HDMI_TXP0_DGPU CFD3 2 RN4806A HDMI_TXP0
- <70> HDMI_TXN1_DGPU CFD1 2 RN4807A HDMI_TXN1
- <70> HDMI_TXP1_DGPU CFD3 2 RN4807A HDMI_TXP1
- <70> HDMI_TXN2_DGPU CFD1 2 RN4808A HDMI_TXN2
- <70> HDMI_TXP2_DGPU CFD3 2 RN4808A HDMI_TXP2







PEGATRON		Title : <i>TV(2)_****</i>	
BU2/RD1		Engineer: <i>Kenny Wu</i>	
Size C	Project Name G60J	Rev 1.4	
Date: <i>Friday, July 31, 2009</i>		Sheet <i>49</i>	of <i>99</i>

+3VS  +3VS <29,48,80,91,92>
+5VS  +5VS <27,30,31,37,45,46,48,51,56,57,70,80,91>


CPU Thermal Sensor



PWM Fan




ODD




+3VS → +3VS <29,48,80,91,92>
+5VS → +5VS <27,30,31,37,45,48,50,56,57,70,80,91>


HDD (1st)



HDD (2nd)



USB ports












<http://hobi-elektronika.net>

PEGATRON		Title : SIO ****	
BU2/RD1		Engineer: Kenny Wu	
Size C	Project Name G60J		Rev 1.4
Date: Friday, July 31, 2009		Sheet 55 of 99	



+3VA <30> +3VA <20,30,57,81,90,93>

+3VS <30> +3VS <29,48,80,91,92>

+5VSUS <30> +5VSUS <27,81,91>


+5VA <30> +5VA <31,81,82,83>

+5V <30> +5V <31,36,44,45,52,57,65,69,91>

+5VS <30> +5VS <27,30,31,37,45,46,48,50,51,57,70,80,91>

AC_BAT_SYS <30> AC_BAT_SYS <70,80,81,82,83,88>

+3VA +3VA <20,30,56,81,90,93>
 +V CORE +V CORE <6,69,80>
 +VGFX_CORE +VGFX_CORE
 +VTT_CPU +VTT_CPU <3,6,7,25,26,27,29,32,82>
 +0.75VS +0.75VS <16,17,83>
 +1.05VS +1.05VS <26,27,69,91>
 +1.5VS +1.5VS <26,43,53,64,91>
 +1.8VS +1.8VS <6,26,38,70,85>
 +3VS +3VS <29,48,80,91,92>
 +5VS +5VS <27,30,31,37,45,46,48,50,51,56,70,80,91>
 +1.5V +1.5V <3,6,16,69,83>
 +3V +3V <24,33,43,45,61,64,69,91>
 +5V +5V <31,36,44,45,52,56,65,69,91>
 +1.05VM_LAN +1.05VM_LAN
 +3VM +3VM <26,28,53,91,92>
 +1.05VM +1.05VM <27,69,91,92>






<http://hobi-elektronika.net>


PEGATRON		Title : PCI ****	
BU2/RD1		Engineer: Kenny Wu	
Size C	Project Name G60J		Rev 1.4
Date: Friday, July 31, 2009		Sheet	58 of 99



DC Jack




Battery Connector



+VCC_RTC	<VCC_RTC	<20,27>
+3VA_EC	<3VA_EC	<30,32>
+3VA	<3VA	<20,30,56,57,81,90,93>
+5VA	<5VA	<31,56,81,82,83>
+3VSUS	<3VSUS	<27,30,33,34,37,53,81,82,92>
+5VSUS	<5VSUS	<27,56,81,91>
+12VSUS	<12VSUS	<28,81,91>
+1.5V	<1.5V	<3,6,16,57,69,83>
+3V	<3V	<24,33,43,45,57,61,64,69,91>
+5V	<5V	<31,36,44,45,52,56,57,65,69,91>
+12V	<12V	<37,91>
+0.75VS	<0.75VS	<16,17,57,83>
+1.05VS	<1.05VS	<26,27,57,69,91>
+1.5VS	<1.5VS	<26,43,53,57,64,91>
+1.8VS	<1.8VS	<6,26,38,57,70,85>
+3VS	<3VS	<29,48,80,91,92>
+5VS	<5VS	<27,30,31,37,45,46,48,50,51,56,57,70,80,91>
+12VS	<12VS	<28,45,91>

AC_BAT_SYS_INV	<AC_BAT_SYS_INV	<45,88>
AC_BAT_SYS	<AC_BAT_SYS	<56,70,80,81,82,83,88>
A/D_DOCK_IN	<A/D_DOCK_IN	<88>
BAT_CON	<BAT_CON	<88>
+1.5V_DDR3	<1.5V_DDR3	<16,17,18>
+VTT_CPU	<VTT_CPU	<3,6,7,25,26,27,29,32,57,82>
+VCORE	<VCORE	<6,57,69,80>
+VGFX_CORE	<VGFX_CORE	<21,22,26,27>
+VTT_PCH_ORG	<VTT_PCH_ORG	<20,26,27>
+VTT_PCH_VCCIO	<VTT_PCH_VCCIO	<20,26,27>
+1.05VM_ORG	<1.05VM_ORG	<27>
+V_NVRAM_VCCQ	<V_NVRAM_VCCQ	<26>
M_VREFCA_DIMM0	<M_VREFCA_DIMM0	<16,18>
M_VREFDQ_DIMM0	<M_VREFDQ_DIMM0	<16,18>
M_VREFCA_DIMM1	<M_VREFCA_DIMM1	<17,18>
M_VREFDQ_DIMM1	<M_VREFDQ_DIMM1	<17,18>


BLUETOOTH



















+3V  +3V <24,33,43,45,57,61,69,91>
+3VS  +3VS <29,48,80,91,92>
+1.5VS  +1.5VS <26,43,53,57,91>






+3VSO → +3VS <29,48,80,91,92>
+5VSO → +5V <31,36,44,45,52,56,57,69,91>



Screw Hole A



Screw Hole B



Screw Hole C




Screw Hole F



Screw Hole I




Screw Hole K




Screw Hole H




Screw Hole J



Screw Hole L




Screw Hole M



+3VS  +3VS <29,48,80,91,92>
 +1.8VS  +1.8VS <6,26,38,57,70,85>

E-SATA connector




+3VS ○ — +3VS <29,48,80,91,92>
+1.8VS ○ — +1.8VS <6,26,38,57,70,85>
+V_NVRAM_VCCQ ○ — +V_NVRAM_VCCQ <26>


























May to be deleted..


+3V <24,33,43,45,57,61,64,91>
+3VS <29,48,80,91,92>



For EMI request







+5VS <27,30,31,37,45,46,48,50,51,56,57,70,80,91>



PEGATRON		Title : <u>VGA(3)_****</u>	
BU2/RD1		Engineer: <u>Kenny Wu</u>	
Size	Project Name	Rev	
Custom	G60J	1.4	
Date: <u>Friday, July 31, 2009</u>		Sheet	72 of 99



<http://hobi-elektronika.net>

PEGATRON		Title : VGA(4) ****	
BU2/RD1		Engineer: Kenny Wu	
Size	Project Name		Rev
Custom	G60J		1.4
Date: Friday, July 31, 2009	Sheet	73	of 99



PEGATRON		Title : <u>VGA(5)</u> ****	
BU2/RD1		Engineer: <i>Kenny Wu</i>	
Size	Project Name	Rev	
Custom	G60J	1.4	
Date: <u>Friday, July 31, 2009</u>		Sheet	<u>74</u> of <u>99</u>



PEGATRON		Title : VGA(6) ****	
BU2/RD1		Engineer: Kenny Wu	
Size	Project Name		Rev
Custom	G60J		1.4
Date: Friday, July 31, 2009		Sheet	75 of 99



PEGATRON		Title : VGA(7) ****	
BU2/RD1		Engineer: Kenny Wu	
Size	Project Name		Rev
Custom	G60J		1.4
Date: Friday, July 31, 2009		Sheet	76 of 99







PEGATRON		Title : VGA(9) ****	
BU2/RD1		Engineer: Kenny Wu	
Size Custom	Project Name G60J	Date: Friday, July 31, 2009	Rev 1.4
		Sheet	78 of 99



PEGATRON		Title : VGA(10) ****	
BU2/RD1		Engineer: Kenny Wu	
Size	Project Name		Rev
Custom	G60J		1.4
Date: Friday, July 31, 2009		Sheet	79 of 99






PM_DPRSLPVR	PM_PSI#	IO_current	VO_action
H	L	>3A	One Phase
L	H	>15A	Three Phase
L	L	<15A	
H	H	X	

VENLDO:
Rising Edge:Max:2V;Typ:1.6V;Min:1.2V
Falling Edge:Max:1.06V;Typ:1V;Min:0.94V



Size Custom	Project Name G50J	Rev 0.1
Date: Friday, July 31, 2009		Sheet 81 of 94







EN/DEM	Function
VDD	Diode-emulation
GND	Shutdown
Floating	CCM

TON=3.85p*RTON*VOUT/(VIN*0.5);
Frequency=VOUT/(VIN*TON)

Frequency setting
F=300KHz-->R8305=845K ohm
F=250KHz-->R8305=1M ohm

$$VO=0.5*Vin=0.5*1.5=0.75V$$






<Variant Name>

PEGATRON		Title : POWER_N/A	
Engineer: Benson_Lin			
Size A	Project Name G50J		Rev 0.3
Date: Friday, July 31, 2009		Sheet 84 of 99	


@---R1.3(ASUS P.M Change K/P,E.E Change power budget)



RT8015B=>R8523mount;R8522unmount;
RT8015A=>R8522mount;R8523unmount

<Variant Name>

PEGATRON		Title :	POWER +1.8VS
		Engineer:	Benson_Lin
Size	Project Name		
Custom	G50J		
Date: Friday, July 31, 2009	Sheet	85	of 99
	Rev	0.3	



44pcs

G60J CPU use Clarkfiel,so don't need VGA power

<Variant Name>

PEGATRON		Title :POWER_VGFX_CORE	
Engineer: Benson Lin			
Size Custom	Project Name G50J	Date: Friday, July 31, 2009	Rev 0.3
Sheet 86 of 99			

D

D

C

C

B

B

A

A

<Variant Name>

PEGATRON Title : POWER_N/A

Engineer: *Jeff_Du*

Size
A

Project Name

G50J

Rev
0.3

Date: Friday, July 31, 2009

Sheet 87 of 99

Adaptor =120W, 19V/6.32A

16.857V < ACIN <18.014V

120W/90W: R8801=15m OHM (11G21DR0151110)

65W: R8801=20m OHM (10G21DR02015110)

09/07/01(change 1206 size for cost down)

09/07/03(for EMI)

AC_BAT_SYS

BAT_CON

AC_BAT_SYS_INV

AC_BAT_SYS_INV to Inverter connect,
Power trace =60mil(min), Put JP8804 close to Q8800

12.641V(min) < VBAT-12.515(Typ) < 12.768V(Max)

BAT
2P/3P, 2400mAh

MAX17015 VBAT setting:

VCCTL connect to GND,VFB=2.1V

VBAT=2.1*(R8819+R8828)/R8828

Fix R8828 to 10K, adjust R8819

R8819=30K,VBAT=8.4V(2cell)


R8819=49.9K,VBAT=12.579V(3cell)

R8819=69.8K,VBAT=16.758V(4cell)

VCCTL connect to GND,VFB=2.1V

VBAT=2.1*(R8819+R8828)/R8828

12.641V(min) < VBAT-12.515(Typ) < 12.768V(Max)



ISET_EC	ISET(Voltage)	CHG_CURRENT	
0.1294V	0.055V	0.157A	PRECHG
2.0188V	0.865V	2.472A(0.52C)	Quick CHG

$I_{chg} = (240m/RS2) * (V_{ISET}/V_{AA})$

$I_{chg} = (240m/20m) * (0.055/4.2) = 0.157A$

$I_{chg} = (240m/20m) * (0.865/4.2) = 2.4714A$

VSET_EC	BAT	
1.4106V	12.545V	ON
3.2871V	5.519V	OFF

D

C

B

A

--	--

[illegible][illegible]

10

2

3

4

5

<Variant Name>

PEGATRON Title :POWER_N/A



Engineer: *Jeff_Du*

Size A	Project Name G50J	Rev 0.3
-----------	-----------------------------	------------





Date: Friday, July 31, 2009	Sheet 89 of 99
-----------------------------	----------------

<http://hobi-elektronika.net>

SUSB#_PWR POWER



```
IAMT_POWER @Cost down---PR Unmount (combine with SUSB#_PWR)
```



54pcs

<Variant Name>




PEGATRON Title : POWER_LOAD SWITCH
Engineer: Benson Lin

Size Custom	Project Name G50J	Rev 0.3
Date: Friday, July 31, 2009	Sheet 91 of 99	

POWER GOOD DETECTOR

BOM change

YES/NO	CPU
X	Clarkfield
R9204	Auburndale



42pcs

<Variant Name>			
PEGATRON		Title :POWER_PROTECT	
Size		Project Name	
Custom		G50J	
Date: Friday, July 31, 2009		Sheet 92 of 99	
Rev		0.3	

AC_BAT_SYS <> AC_BAT_SYS <70,80,81,82,83,86,88>
 BAT <> BAT <88>
 BAT_CON <> BAT_CON <60,88>

+3VA <> +3VA <20,30,56,57,81>
 +5VAO <> +5VAO <81,85,90>
 +5VA <> +5VA <31,56,81>

+5VO <> +5VO <81,82,83,90,91>
 +3VO <> +3VO <81,91>
 +1.8VO <> +1.8VO
 +0.9VO <> +0.9VO
 +1.05VO <> +1.05VO <80,82>
 +1.5VO <> +1.5VO <83,91>

+5VSUS <> +5VSUS <27,56,81,86>
 +3VSUS <> +3VSUS <3,21,22,24,25,27,30,33,37,53,70,81,82,92>
 +12VSUS <> +12VSUS <28,70,81,91>


+5V <> +5V <31,36,44,45,46,52,56,57,65,68,70,85,91>
 +3V <> +3V <24,31,43,45,57,61,64,68,69,91>
 +12V <> +12V <37,42,68,91>
 +1.8V <> +1.8V
 +0.9V <> +0.9V

+3VS <> +3VS <16,17,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,36,37,40,41,42,43,44,45,46,47,48,50,51,53,56,57,64,65,66,67,70,80,85,91,92>
 +5VS <> +5VS <27,31,37,45,46,47,48,50,51,56,57,71,80,91>
 +12VS <> +12VS <28,45,70,91>

+1.5VS <> +1.5VS <26,43,53,57,64,70,91>

+VCCP <> +VCCP
 +VCORE <> +VCORE <6,57,80>

FOR POWER TEST



<Variant Name>

PEGATRON		Title : POWER SIGNAL	
		Engineer: Benson_Lin	
Size	Project Name		Rev
Custom	G50J		0.3
Date: Friday, July 31, 2009		Sheet	93 of 99

JUMP must be shorted:

JP1601,JP1801,JP1802,JP2601,JP2602,JP2603,
JP2701,JP2702,JP2703,JP2704,JP8100,JP8101,
JP8102,JP8106,JP8205,JP8301,JP8504.

OPTIONAL selection:



@ -> no-stuff for all
CFD -> stuff for Clarkfield with MXM
CFD@ -> no-stuff for Clarkfield with MXM
AUB -> stuff for Auburndale with MXM (switchable GFX)
AUB@ -> no-stuff for Auburndale with MXM (switchable GFX)
IAMT -> stuff for IAMT sku
IAMT@ -> no-stuff for IAMT sku
NON_IAMT -> stuff for non-IAMT sku
NON_IAMT@ -> no stuff for non-IAMT sku
CPU_XDP -> stuff for CPU XDP using
CPU_XDP@ -> no-stuff for CPU XDP using
PCH_XDP -> stuff for PCH XDP using
PCH_XDP@ -> no-stuff for PCH XDP using

R1.1--> R1.2 Changed List:


1.Refer to #413686.
2.For the buffered mode is stable.
3.For Deleting PCH XDP, modify P20,P67.
4.For MXM 2.1a, modify P21, P70.
5.For PCIE CB,modify P40, P24.
6.Refer to DG R1.0.
7.Del the tested 0ohm.
8.For LVDS display on AUB.
9.Change DP port from B to D by Intel recommendation.
10.For reassigning USB Port, modify P24.
11.Repair R1.1 bug.
12.For Lighting Keyboard.
13.For Non-IAMT.
14.Remove PCIE<-->SATA Circuit(P66) for PCH SATA stable.
15.For Project SPEC, Del P68.
16.Add Second Source.

R1.3--> R1.4 Changed List:


1.Intel recommended.
2.For G60J SPEC.
3.Change CK505 from ICS3362 to ICS3197.
4.For PCH GPIO Definition.
5.R1.3 bug fixed.
6.GLAN from RTL8111C to AR8131
7.Add HDMI Switch(PI3HDMI201).
8.NV recommended.




USB Port 0




USB Port 1







Headphone & S/PDIF Jack



Line-in Jack



MIC In Jack





PEGATRON		Title : ****	
BU2/RD1		Engineer: Gary Tsai	
Size	Project Name		Rev
Custom	G60J		1.1
Date: Friday, July 31, 2009	Sheet	97	of 99

Rev. 0.2



Power-On Sequence Timing Diagram Rev. 0.2

