


ZR6E SYSTEM BLOCK DIAGRAM

BOM MARK


IV@: INT VGA
EV@: STUFF FOR EXT VGA
SP@: STUFF FOR UMA or VGA

REV:A




<http://hobi-elektronika.net>

Clock Generator (CLK)



CPU Clock select

Pin 10/57/62 : For Pin CPU frequency selection



BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz


Pin 6 : For Pin 13/14 and 17/18 selection
 0 = LCDCLK & DOT96 for internal graphic controller support
 1 = 27M & 27M_SS & SRC_0 for external graphic controller support

Pin 7 : For Pin 46/47 selection
 1 = CPU_ITP
 0 = SRC_8





CPU Thermal monitor (THM)





05




[3] H D#[0..63]












Strap table

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000= FSB 106MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIe Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI Device Present(Default) 1 = SDVO/HDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present

Strap pin



NB Thermal trip pin
No use Thermal trip NB side can NC.(NB has ODT)
PM_DPRSTP#
The Daisy chain topology should be routed from ICH9M to IMVP, then to (GMCH and CPU, in that order).



NOTE:
If (G)MCH's HD Audio signals are connected to ICH9M for iHDMI, VCCHDA and VCCSUSHDA on ICH9M should be only on 1.5V. These power pins on ICH9M can be supplied with 3.3V if and only if (G)MCH's HDA is not connected to ICH9M. Consequently, only 1.5V audio/modem codecs can be used on the platform.

SM_VREF=0.5*VCC_SM
SM_PWROK only for DDR3(DDR2 PD only)
SM_DRAMRST# only for DDR3(DDR2-NC)

SM_VREF=0.5*VCC_SM
SM_PWROK only for DDR3(DDR2 PD only)
SM_DRAMRST# only for DDR3(DDR2-NC)

SM_VREF=0.5*VCC_SM
SM_PWROK only for DDR3(DDR2 PD only)
SM_DRAMRST# only for DDR3(DDR2-NC)

SM_VREF=0.5*VCC_SM
SM_PWROK only for DDR3(DDR2 PD only)
SM_DRAMRST# only for DDR3(DDR2-NC)

SM_VREF=0.5*VCC_SM
SM_PWROK only for DDR3(DDR2 PD only)
SM_DRAMRST# only for DDR3(DDR2-NC)

SM_VREF=0.5*VCC_SM
SM_PWROK only for DDR3(DDR2 PD only)
SM_DRAMRST# only for DDR3(DDR2-NC)

SM_VREF=0.5*VCC_SM
SM_PWROK only for DDR3(DDR2 PD only)
SM_DRAMRST# only for DDR3(DDR2-NC)

SM_VREF=0.5*VCC_SM
SM_PWROK only for DDR3(DDR2 PD only)
SM_DRAMRST# only for DDR3(DDR2-NC)

SM_VREF=0.5*VCC_SM
SM_PWROK only for DDR3(DDR2 PD only)
SM_DRAMRST# only for DDR3(DDR2-NC)

SM_VREF=0.5*VCC_SM
SM_PWROK only for DDR3(DDR2 PD only)
SM_DRAMRST# only for DDR3(DDR2-NC)


SM_VREF=0.5*VCC_SM
SM_PWROK only for DDR3(DDR2 PD only)
SM_DRAMRST# only for DDR3(DDR2-NC)

SM_VREF=0.5*VCC_SM
SM_PWROK only for DDR3(DDR2 PD only)
SM_DRAMRST# only for DDR3(DDR2-NC)




SM_VREF=0.5*VCC_SM
SM_PWROK only for DDR3(DDR2 PD only)
SM_DRAMRST# only for DDR3(DDR2-NC)

SM_VREF=0.5*VCC_SM
SM_PWROK only for DDR3(DDR2 PD only)
SM_DRAMRST# only for DDR3(DDR2-NC)

SM_VREF=0.5*VCC_SM
SM_PWROK only for DDR3(DDR2 PD only)
SM_DRAMRST# only for DDR3(DDR2-NC)



SM_VREF.Default use voltage divider for poor layout cause +SMDDR_VREF not meet spec.And Intel circuit PU/PD is 1K,But Check list PU/PD is 10K.



GMCH-CANTIGA(CLG)


IV&EV Dis/Enable setting

If LVDS no use, all signal can NC

IV@

EV@

SP@




SP@ TV A/B/C
For IV: 75ohm
For EV: 0ohm



[24] INT_CRT_BLU INT CRT BLU E28 CRT_BLUE


[24] INT_CRT_GRN INT CRT GRN G28 CRT_GREEN

[24] INT_CRT_RED INT CRT RED J28 CRT_RED



HSYNC/VSYNC serial R place close to NB

Discrete Stuffed. (CRT)



CRTIREF pull down
for IV cantiga 1.02k ohm/F

U28C

L_BKLT_CTRL
G32 L_BKLT_EN
M32 L_CTRL_CLK
M33 L_CTRL_DATA
K33 L_DDC_CLK
J33 L_DDC_DATA

L_VDD_EN
C44 LVDS_IBG
B43 LVDS_VBG
E37 LVDS_VREFH
E38 LVDS_VREFL
C41 LVDSA_CLK#
C40 LVDSA_CLK
B37 LVDSB_CLK#
A37 LVDSB_CLK

L_VDSA_DATA#_0
E46 LVDSA_DATA#_1
G40 LVDSA_DATA#_2
A40 LVDSA_DATA#_3

L_VDSA_DATA_0
D45 LVDSA_DATA_1
F40 LVDSA_DATA_2
B40 LVDSA_DATA_3

L_VDSB_DATA#_0
H48 LVDSB_DATA#_1
D45 LVDSB_DATA#_2
B40 LVDSB_DATA#_3

L_VDSB_DATA_0
H48 LVDSB_DATA_1
D45 LVDSB_DATA_2
B40 LVDSB_DATA_3

L_TV_DCONSEL_0
E32 TV_DCONSEL_1

CRT_BLUE
G28 CRT_GREEN
J28 CRT_RED

CRT_IRTN
G29 CRT_DDC_CLK
J32 CRT_DDC_DATA
J29 CRT_HSYNC
E29 CRT_TV0_IREF
L29 CRT_VSYNC

CANTIGA_PM

STAT
GRAPHICS
PCI-EXPRESS
A.I.
VDDA

PEG_COMPI
PEG_COMPO


PEG_RX#_0
PEG_RX#_1
PEG_RX#_2
PEG_RX#_3
PEG_RX#_4
PEG_RX#_5
PEG_RX#_6
PEG_RX#_7
PEG_RX#_8
PEG_RX#_9
PEG_RX#_10
PEG_RX#_11
PEG_RX#_12
PEG_RX#_13
PEG_RX#_14
PEG_RX#_15

PEG_RX_0
J44 PEG_RXP1
L43 PEG_RXP2
L41 PEG_RXP3
N40 PEG_RXP4
P47 PEG_RXP5
N43 PEG_RXP6
T42 PEG_RXP7
U42 PEG_RXP8
Y42 PEG_RXP9
W47 PEG_RXP10
Y37 PEG_RXP11
AA42 PEG_RXP12
AD36 PEG_RXP13
AC48 PEG_RXP14
AD40 PEG_RXP15

PEG_TX#_0
PEG_TX#_1
PEG_TX#_2
PEG_TX#_3
PEG_TX#_4
PEG_TX#_5
PEG_TX#_6
PEG_TX#_7
PEG_TX#_8
PEG_TX#_9
PEG_TX#_10
PEG_TX#_11
PEG_TX#_12
PEG_TX#_13
PEG_TX#_14
PEG_TX#_15

PEG_TX_0
J42 C PEG_TXP0 C580
L46 C PEG_TXP1 C585
M48 C PEG_TXP2 C590
M39 C PEG_TXP3 C597
M43 C PEG_TXP4 C611
R47 C PEG_TXP5 C586
N37 C PEG_TXP6 C601
T39 C PEG_TXP7 C599
U36 C PEG_TXP8 C605
U39 C PEG_TXP9 C602
Y39 C PEG_TXP10 C609
Y46 C PEG_TXP11 C595
AA36 C PEG_TXP12 C617
AA39 C PEG_TXP13 C620
AD42 C PEG_TXP14 C615
AD46 C PEG_TXP15 C592

L<0.5", If PCIE not support
still connect to +VCC_PEG



PEG_RXN[15:0] [18]

Can support reversal routing. If CFG9=1, PCI Express is normal operation. If CFG9=0, then PEG_TXP0 becomes PEG_TXP15, PEG_TXP1 becomes PEG_TXP14, PEG_TXP2 becomes PEG_TXP13, etc. similarly for PEG_RXP[15:0] and PEG_RXN[15:0]

J41 C PEG_TXN0 C583
M46 C PEG_TXN1 C587
M47 C PEG_TXN2 C591
M40 C PEG_TXN3 C596
M42 C PEG_TXN4 C618
R48 C PEG_TXN5 C588
N38 C PEG_TXN6 C600
T40 C PEG_TXN7 C598
U37 C PEG_TXN8 C604
U40 C PEG_TXN9 C603
Y40 C PEG_TXN10 C608
AA46 C PEG_TXN11 C594
AA37 C PEG_TXN12 C616
AA40 C PEG_TXN13 C619
AD43 C PEG_TXN14 C614
AC46 C PEG_TXN15 C593

J42 C PEG_TXP0 C580
L46 C PEG_TXP1 C585
M48 C PEG_TXP2 C590
M39 C PEG_TXP3 C597
M43 C PEG_TXP4 C611
R47 C PEG_TXP5 C586
N37 C PEG_TXP6 C601
T39 C PEG_TXP7 C599
U36 C PEG_TXP8 C605
U39 C PEG_TXP9 C602
Y39 C PEG_TXP10 C609
Y46 C PEG_TXP11 C595
AA36 C PEG_TXP12 C617
AA39 C PEG_TXP13 C620
AD42 C PEG_TXP14 C615
AD46 C PEG_TXP15 C592

IV&EV Dis/Enable setting

<5/31>Montevina_Schematics_Checklist_Rev0_8

a) For TVOUT Disabled, TV_DCONSEL[1:0] Connect to GND. But design guide Rev0.7 show NC. What is correct.
b) For CRT DAC Disable, CRT_DDC_CLK, CRT_DDC_DATA, CRT_HSYNC, CRT_VSYNC these signals should be connected to GND. But design guide Rev0.7 show NC, Intel suggest follow Design guide.

<check list>

For EV@

CRT R/G/B 0ohm to GND CRT R/G/B 150ohm to GND
CRTIREF 0ohm to GND CRTIREF 1Kohm to GND

For topology without the analog switch
- if the total motherboard route length is less than 12", the recommended reference resistor value is 1 kΩ ±1%

CRTIREF
For IV: 1Kohm
For EV: 0ohm



SP@

CRT R/G/B
For IV: 150ohm
For EV: 0ohm



Quanta Computer Inc.

PROJECT : ZR6E

GMCH VGA

Size


Document Number

Rev 1A

Date: Tuesday, May 19, 2009

Sheet 7 of 39

08



Size	Document Number	R
GMCH VCC,NCTF		
Date: Tuesday, May 19, 2009	Sheet	9 of 39

IV@
EV@
SP@

Power consumption reference to Intel
Cantiga chipset EDS Volume1, Section 10

1210 10uH, 10%
0.45A DCR_max = 0.39

1.05V
64.8mA for DPLL A/B

1210 10uH, 10%
0.45A DCR_max = 0.39

1.05V
139.2mA

1210 0.1uH, 20%, 1A
DCR_max=0.078Ω

3.3V
24.15mA for VCCA_TV_DAC
39.48mA for VCCA_TV_DAC
24.15mA for VCCA_TV_DAC
Total 87.78mA

1.05V
157.2mA

1.5V
35mA

1.5V
48.363mA for CRT
5mA for IV

1.5V
157.2mA

1.5V
35mA

1.5V
48.363mA for CRT
5mA for IV

1.5V
157.2mA

1.5V
35mA

1.5V
48.363mA for CRT
5mA for IV

1.5V
157.2mA

1.5V
35mA

If CRT have Flicker issue
STUFF 5.6 ohm

IV&EV Dis/Enable setting

IV&EV Dis/Enable setting

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

SP@iNT use 0.1u
EXT use 0 ohm

SP@iNT use 0.01u
EXT use 0 ohm

VCCA_DPLLA always keep to +1.05V
(if no use IV dynamic core power)

USE same GND plane

1.8V
13.2mA

1.05V
50mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

1.05V
139.2mA

http://hobi-elektronika.net

External Graphics
(GMCH Integrated Graphics Disable)

VCCSYNCR_CRT	GND
VCCA_CRT_DAC	GND
VCCD_LVDS	GND
VCCD_TX_LVDS	GND
VCCA_LVDS	GND
VCCA_TV_DAC	GND
VCCD_QDAC	GND
VCCA_DAC_BG	GND
VCC_AXG	GND
VCC_AXG_NCTF	GND

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER

POWER



POWER

POWER

POWER

POWER

GMCH-CANTIGA(CLG)





Quanta Computer Inc.

PROJECT : ZR6E

Size

Document Number

Rev 1A




GMCH VSS

11 of 39

Date: Tuesday, May 19, 2009

Sheet




1




South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD		
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default			
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default			
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable			
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	SPI_CS#1	Boot Location	
			0	1	SPI	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	
			1	1	LPC(Default)	

ICH9M(CLG)




Stuff	HDMI SET
R583	HDMI
R315	No HDMI




Follow CHECK LIST V1.5

- D3A:(1/31) ASF issue:when iAMT is not implemented,
- ICH8M SMBus and SMLink should be connected together to support slave mode
- Connect SMLINK0 to SMBCLK and SMLINK1 to SMBDATA (Add R474,R475 for debug use)




ICH9M REV 1.0

SATA[x]GP pins if unused require
8.2-k to 10-k pull-up to Vcc3_3 or
8.2-k to 10-k pull-down to ground




ZS2 Default not
 support IAMT. So this
 interface follow
 CRB/Checklist PU
 only



<Checklist ver0.8>
If integrated LAN is not used LAN_RST# tie it to GND.NC serial R from RSMRST#.
If Intel LAN is used with Wake On LAN, tie LAN_RST# to RSMRST# and NC 0ohm.


CL_PWROK must not assert after PWROK asserts for IAMT.
CL_PWROK to the NB and SB should be connected to existing PWROK inputs
on the NB and SB on a platform with no IAMT

CL VREF




<Checklist ver0.8>
The ICH9M Controller
Link 1 VREF circuit is
required only if Intel
AMT is to be supported.

ICH PWROK




Resume RST



```
| ZD1 INTEL FAE (08/17)
| "Add RSMRST# isolation (important!!! See
| ww22 Santa Rosa MoW)"
| Default stuff for Teenah(Interposer) chipset
| ZS2 Intel FAE suggestion to add for to protect
| RTC/CMOS data from corruption when system
| encounters an abnormal power down
| sequence
```

M/B ID ID0=0 -->ZK6 , ID0=1 -->ZR6
ID1=0 -->UMA , ID1=1 -->Discrete




Board ID	ID3	ID2	ID1	ID0
A-SMT, ID1=0 -->UMA , ID1=1 -->Discrete	0	0	0/1	1
	0	0	0/1	1
	0	0	0/1	1
	0	0	0/1	1
	0	0	0/1	1


 Quanta Computer Inc. PROJECT : ZR6E		
Size	Document Number	Rev
	ICH9M GPIO	1A
Date:	Tuesday, May 19, 2009	Sheet 14 of 39

South Bridge Strap Pin (3/3)





Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	

CLK Enable






DDR2 SO-DIMM SOCKET




DDR2 TERMINATOR

16



TERMINATOR DECOUPLING CAPACITOR





CLOSE SO-DIMM SOCKET CAPACITORS




CLOSE SO-DIMM SOCKET CAPACITORS













GPI0	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOTPLUG
1	IN	N/A	SECONDARY DVI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	FBVDD VID0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL OR HDMI_CEC
14	OUT	HIGH	PS CONTROL





R386	Config	Definitions	Die
CS25102FB025K	64Mx16 DDR2	Hynix	E
CS31002FB2610K	64Mx16 DDR2	Samsung	Q
CS32002FB2920K	64Mx16 DDR2	Samsung	E





 Quanta Computer Inc. PROJECT : ZR6E		Rev 1A
Size	Document Number	
NV10X (GPIO & STRRAPS) 4/5		
Date:	Tuesday, May 19, 2009	Sheet 20 of 39


NVVDD Decoupling





Follow Design Guide DG-03276-001 4.7uF_{x3} and 0.22x10 uF instead of 0.1uF x10



NV10M (VGA)




N10P-GE1/N10M-GE1: 50% FBVDD
N10M-GE1: 50% , R429 (1K)




CS14752FB11 RES CHIP 475 1/16W +-1%(0402)


(By pass capacitor)



For DB:
N10P/N10M : AKD5LG-T510(Samsung,64M*16)
AKD5LG-TW02(Hynix,64M*16)



N10P-GE1/N10M-GE1: 50% FBVDD
N10M-GE1: 50% , R433 (1K)



[19] VMA_MASH

[19] VMA_MAH

[19] VMA_M3H

[19] VMA_M2H


[19] VMA_DQ[63..0]

[19] VMA_DM[7..0]


[19] VMA_WDQS[7..0]

[19] VMA_RDQS[7..0]


SATA HDD(HDD)




SATA ODD(ODD)




LED(UIF)




Power Button (UIF)




FAN(THM)




TP CONN







Decoupling CAP



PLACE NEAR IC SIDE



EEPROM

**Quanta Computer Inc.**

PROJECT : ZR6E


AR8131 GLAN

Size	Document Number
------	-----------------


Date: Tuesday, May 19, 2009

Sheet 27 of 39


Rev	1A
-----	----



TRANSFORMER





RJ45




Quanta Computer Inc.
PROJECT : ZR6E

Size	Document Number	Rev
	LAN Transformer and RJ45/BT	1A
Date:	Tuesday, May 19, 2009	Sheet 28 of 39







$$TON = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$$

$$Frequency = V_{out} / (V_{in} * TON)$$

$$TON = 3.85p * 1M * 1 / (V_{in} - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$


$$AOL1412 \quad R_{ds(on)} = 4.6m\Omega$$

$$OCP = 16 - 0.8A$$

$$L(\text{ripple current}) = (19 - 1.05) * 1.05 / (1\mu * 272k * 19) \sim 3.646A$$

$$4.6m * 12 = R_{ILIM} * 20\mu A$$

$$R_{ILIM} = 2.76K \text{ --- } 2.8K$$




Quanta Computer Inc.





PROJECT : ZR6E

Size	Document Number	Rev
	VCCP 1.05V(UP6111A)	1A

Date: Tuesday, May 19, 2009 Sheet 33 of 39







[illegible]