

Compal Confidential

Schematics Document

P4 uFCBGA/uFCPGA Northwood with SIS Core Logic

2001-5-30

REV:1.0A

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title	Cover Sheet		
Document Number	ACT10		Rev 1.0A
Date:	Thursday, May 30, 2002	Sheet	1 of 45


Compal confidential

<http://hobi-elektronika.net>

Block Diagram


Model Name :CT10

File Name : LA-1361






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED HEREIN MAY BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title		Block Diagram	
Document Number		Rev	
ACT10		1.0A	
Date:	Thursday, May 30, 2002	Sheet	2 of 45




Layout note :

Place close to CPU. Use 2~3 vias per PAD.
Place .22uF caps underneath balls on solder side.
Place 10uF caps on the peripheral near balls.
Use 2~3 vias per PAD.




EMI Clip PAD for CPU




Layout note :

Place close to CPU power and ground pin as possible (<1inch)



CPU Voltage ID



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

CPU Bypass & CPU VID


Title	Document Number	Rev
ACT10	ACT10	1.0A
Date: Thursday, May 30, 2002	Sheet 5 of 45	





Fan1 Control circuit




The schematic diagram illustrates the Fan1 Control circuit. It begins with an input signal **EC_EN_FAN** connected to the non-inverting input of an LMC321 op-amp (U60). The op-amp is configured as a voltage follower, with its output connected to the base of a 2SA1036K transistor (Q4) through a feedback resistor R430 (7.32K_1%). A resistor R431 (13K_1%) is connected from the non-inverting input to ground. The emitter of Q4 is grounded, and its collector is connected to a +12V supply (labeled +12VALW) through a 10K resistor (R7). A diode D7 (1N4148) is connected in parallel with R7, with its cathode to the +12V supply and its anode to the collector of Q4. The collector of Q4 is also connected to the base of an FMMT619 transistor (Q5). The emitter of Q5 is grounded, and its collector is connected to a +5V supply (labeled +5VALW) through a 2.2uF capacitor (C8). A diode D9 (1N4148) is connected in parallel with C8, with its cathode to the +5V supply and its anode to the collector of Q5. The collector of Q5 is connected to a +5V supply (labeled +5VFAN) through a 1000PF capacitor (C4). A diode D10 (1SS355) is connected in parallel with C4, with its cathode to the +5V supply and its anode to the collector of Q5. The +5VFAN supply is connected to a 3-pin connector JP1 (53398-0390). The middle pin of JP1 is connected to a +3V supply (labeled +3V) through a 10K resistor (R8). A 1000PF capacitor (C744) is connected in parallel with R8, with one terminal to the +3V supply and the other to the middle pin of JP1. The middle pin of JP1 is also connected to a FAN1_TACH output signal.

COMPAL Electronics, Inc			
Title LM75 Thermal sensor & Fan control			
Size	Document Number ACT10		Rev 1.
Date:	Thursday, May 30, 2002	Sheet	6 of 45





	0	1	Default	embedded pull-low (30-50k Ohm)
DLEN#	enable PLL	disable PLL	0	yes
DRAM_SEL	SDR	DDR	1(DDR)	yes
TRAP0	normal	HS debug mode	0	yes
TRAP1	Panel ID0		X	
CSYNC	Panel ID1		X	
RSYNC	enable VGA interface		1	
LSYNC	Panel ID2		X	



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

SiS 645/650


R&D BS	Size	Document Number ACT10
-----------	------	---------------------------------

Rev	1.0A
-----	------

Date: Thursday, May 30, 2002 Sheet 9 of 4





650-4

Power



Layout note : Processor system bus
Distribute as close as possible
to Processor Quadrant.(between VTTFB and VSS pin)

CHECK SiS 650 CAP.
IT NEED HOW MANY ESR



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
Title	SiS 645/650 Decoupling		
Size	Document Number	Rev	
	ACT10	1.0A	
Date:	Thursday, May 30, 2002	Sheet	11 of 45

http://hobi-elektronika.net

DDR SWAP NOW, SO DATA NOT CORRECT

Layout note

Place these resistor
closely DIMM0,
all trace
length<750mil



Layout note

Place these resistor closely DIMM0,
all trace length<750mil


<8> DDR_SQ[0..63] <8> DDR_SQ[0..63]
<8> DDR_DM[0..7] <8> DDR_DM[0..7]
<8> DDR_DSQ[0..7] <8> DDR_DSQ[0..7]

<15> DDR_CLK1#
<15> DDR_CLK0#

<15> DDR_CLK0#
<8> DDR_CKE1


<8,13> DDR_SWE#
<8,13> DDR_SCS#0

<13,15,18,20> SMB_DATA
<13,15,18,20> SMB_CLK




DIMM0

top
side



DDR_DQ[0..63] <13>
DDR_F_DM[0..7] <13>
DDR_DSQ[0..7] <13>
DDR_SMA[0..12] <8,13>

Layout note
Place these resistor
closely DIMM0,
all trace length
Max=1.3"



<8> DDR_SBS1 <8>
<8> DDR_SBS0 <8>

Compal Electronics, Inc.


DDR-SODIMM SLOT1

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Title	Document Number	Rev
DDR-SODIMM SLOT1	ACT10	1.0A
Date: Thursday, May 30, 2002	Sheet 12	of 45

Main Clock Generator



(3 OPTIONS)
1: (ICS: ICS952001)
2: (Cypress: CY28342)
3: (Hitachi: H075463)



ICS suggestion 14.318MHz > 36pF, C273, C274 4pF




FS4	FS3	FS2	FS1	FS0	CPU	DDR	ZCLK	AGP	PCI
1	1	0	0	0	100.0	133.0	80.0	66.7	33.3
1	1	0	0	1	100.0	100.0	80.0	66.7	33.3
0	0	1	1	1	100.0	133.3	80.0	66.7	33.3
* 0	0	0	1	1	100.0	133.3	66.7	66.7	33.3












THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Clock Generator			
Title	Document Number	Rev	1.0A
ACT10			
Date: Thursday, May 30, 2002	Sheet	15	of 45






Programable on-die pull-high strength for CPU_S:




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title		SiS 961-2	
Document Number	ACT10	Rev	1.0A
Date:	Thursday, May 30, 2002	Sheet	18 of 45



Compal Electronics, Inc.			
Title IDE/CD-ROM Module			
Size	Document Number ACT10		Rev 1.0
Date: Thursday, May 30, 2002	Sheet 21	of 45	



PCMCIA controller ENE CB1410

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Size	Document Number	Rev
	ACT10	1.0A
Date	Thursday, May 30, 2002	Sheet 23 of 45



CardBus Socket

JP8

Pinout:

Pin	Signal	Pin	Signal
1	GND	35	S1_CD1#
2	GND	36	S1_D11
3	D3	37	S1_D12
4	D4	38	S1_D13
5	D5	39	S1_D14
6	D6	40	S1_D15
7	D7	41	S1_CE#
8	CE1#	42	S1_CE#
9	A10	43	S1_VS1
10	OE#	44	S1_IOR#
11	A11	45	S1_IOW#
12	A8	46	S1_A17
13	A9	47	S1_A18
14	A13	48	S1_A19
15	A14	49	S1_A20
16	WE#	50	S1_A21
17	RDY	51	S1_VCCLL
18	VCC	52	S1_VPP
19	VPP1	53	S1_A22
20	A16	54	S1_A23
21	A15	55	S1_A24
22	A12	56	S1_A25
23	A7	57	S1_VS2
24	A5	58	S1_RST
25	VS2#	59	S1_WAIT#
26	A4	60	S1_INPAK#
27	A3	61	S1_REG#
28	A1	62	S1_BVD2
29	REG#	63	S1_BVD1
30	BVD1	64	S1_D8
31	D0	65	S1_D9
32	D1	66	S1_D10
33	D2	67	S1_CD2#
34	WP	68	S1_CD2#
35	GND	69	
36	GND	70	
37	GND	71	
38	GND	72	
39	GND	73	
40	GND	74	
41	GND	75	
42	GND	76	
43	GND	77	
44	GND	78	
45	GND	79	
46	GND	80	

Connections:


- S1_CD1#** (Pin 35) connects to **C123** and **1000PF_0402_X7R**.
- S1_CD2#** (Pin 67) connects to **C133** and **1000PF_0402_X7R**.
- S1_VPP** (Pin 52) connects to **S1_VPP** (Pin 51).
- S1_VS2** (Pin 57) connects to **S1_VS2** (Pin 56).
- S1_RST** (Pin 58) connects to **S1_RST** (Pin 57).
- S1_INPAK#** (Pin 60) connects to **S1_INPAK#** (Pin 59).
- S1_REG#** (Pin 61) connects to **S1_REG#** (Pin 60).
- S1_BVD2** (Pin 62) connects to **S1_BVD2** (Pin 61).
- S1_BVD1** (Pin 63) connects to **S1_BVD1** (Pin 62).
- S1_D8** (Pin 64) connects to **S1_D8** (Pin 63).
- S1_D9** (Pin 65) connects to **S1_D9** (Pin 64).
- S1_D10** (Pin 66) connects to **S1_D10** (Pin 65).
- S1_CD2#** (Pin 67) connects to **S1_CD2#** (Pin 66).

Other Labels:




- S1_D3** (Pin 1), **S1_D4** (Pin 2), **S1_D5** (Pin 3), **S1_D6** (Pin 4), **S1_D7** (Pin 5), **S1_CE1#** (Pin 7), **S1_A10** (Pin 9), **S1_OE#** (Pin 10), **S1_A11** (Pin 11), **S1_A8** (Pin 12), **S1_A9** (Pin 13), **S1_A13** (Pin 14), **S1_A14** (Pin 15), **S1_WE#** (Pin 16), **S1_RDY#** (Pin 17), **S1_VCCLL** (Pin 18), **S1_VPP1** (Pin 19), **S1_A16** (Pin 20), **S1_A15** (Pin 21), **S1_A12** (Pin 22), **S1_A7** (Pin 23), **S1_A5** (Pin 24), **S1_VS2#** (Pin 25), **S1_A4** (Pin 26), **S1_A3** (Pin 27), **S1_A1** (Pin 28), **S1_A0** (Pin 29), **S1_D0** (Pin 30), **S1_D1** (Pin 31), **S1_D2** (Pin 32), **S1_WP** (Pin 34).

Bottom Labels:

- HRS1C11SA_68P1** (Pin 79)







Title			
CardBus Socket			
Size	Document Number		Rev
	ACT10		1.0
Date	Thursday, May 30, 2002	Sheet	24 of 45



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Ltd.			
Title	Mini PCI Slot		
Size	Document Number	Rev	
Custom	ACT10	1.0A	
Date:	Thursday, May 30, 2002	Sheet	26 of 45


BlueTooth Interface




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Ltd.			
Title			
USB & BlueTooth Connector			
Title Size Rev SE	Document Number	Rev	
	ACT10	1.0A	
Date:	Thursday, May 30, 2002	Sheet	27 of 45

R376, R377, C540, C539, R381, R380, C580, C567 CANCEL






ID0#	ID1#	
1	1	14.318 OPEN
1	0	27MHZ
0	1	48MHZ
0	0	24.576MHZ







THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title		AC97 CODEC	
Size	Document Number	Rev	
	ACT10	1.0A	
Date:	Thursday, May 30, 2002	Sheet	30 of 45






Fiducial Mark



Screw Hole



The temperature sensing for SIS650




Signal	Pin #	Description
BADDR: DTRA#	61	BASE Address Selection "0": 2E-2F (Default) "1": 4E-4F

Compal Electronics, Inc.

Skew Hole/SUPER IO


File	Rev
Document Number	1.0A
ACT10	
Date	Thursday, May 30, 2002
Sheet	32 of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




<33> ADB[0..7] ADB[0..7]
<33> KBA[0..18] KBA[0..18]

Input Port



CAN USE WIRE AND




NM24C164 Address definition: 1 A2 A1# A0 B2 B1 B0 R/W#






EC I2C Bus Address:

24C164: 1011xxx R/W#

24C16: 1010xxx R/W#



Output Port






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE REPRODUCED OR USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

EC Extend I/O KB Com. & BIOS

Title	Document Number	Rev
ACT10	ACT10	1.0A
Date: Thursday, May 30, 2002	Sheet	34 of 45


Power ON Circuit



<33> KSO[0..15] KSO[0..15]
<33> KSI[0..7] KSI[0..7]
INT_KBD CONN.



JP14									
KSI1	1	26	KSI1	1	8				
KSI7	2	27	KSI7	2	7				
KSI6	3	28	KSI6	3	6				
KSO9	4	29	KSO9	4	5				
KSI4	5	30	KSI4	5	4				
KSI5	6	31	KSI5	6	3				
KSO0	7	32	KSO0	7	2				
KSI2	8	33	KSI2	8	1				
KSI3	9	34	KSI3	9					
KSO5	10	35	KSO5	10					
KSO1	11	36	KSO1	11					
KSI0	12	37	KSI0	12					
KSO2	13	38	KSO2	13					
KSO4	14	39	KSO4	14					
KSO7	15	40	KSO7	15					
KSO8	16	41	KSO8	16					
KSO6	17	42	KSO6	17					
KSO3	18	43	KSO3	18					
KSO12	19	44	KSO12	19					
KSO11	20	45	KSO11	20					
KSO14	21	46	KSO14	21					
KSO11	22	47	KSO11	22					
KSO10	23	48	KSO10	23					
KSO15	24	49	KSO15	24					
	25	50		25					

ACES85203-2502



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Power BTN



Compal Electronics, Inc.

Power OK/Reset/RTC battery/Lid Switch/Int. KB

Document Number

ACT10


Date: Thursday, May 30, 2002 Sheet 35 of 45

5.0 V LED LEVEL




<34> PWR_LED#
<34> CHARGE_LED#
<34> BATTLOW_LED#
<34> WIRELESS_LED#
<29,34> CD_PLAY_LED#

<33,34> VOL_UP#
<33,34> VOL_DOWN#
<29,34> PLAYBTN#
<29,34> STOPBTN#
<29,34> REVBTN#
<29,34> FRDBTN#
<35> CD_PLAY_SW#



<33> TP_CLK
<33> TP_DATA
<31> INTSPK_R-
<31> INTSPK_R+



will change the pin definition after FPC finish by the M_E



FIR Module







Compal Electronics, Ltd.

SW/LED/RH#IR/CD BUTTON




Document Number
ACT10
Rev 1.0A

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Date: Thursday, May 30, 2002 Sheet 36 of 45



1.8VALW/+1.5VS Power direct provide





Compal Electronics, Inc.

DC/DC Circuit Interface

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Title	Document Number	Rev
ACT10	ACT10	1.0A
Date: Thursday, May 30, 2002	Sheet 37 of 45	

Build 0 ohm for ACL10




Vin Detector

High	18.764	17.901	17.063
Low	17.745	16.903	16.038





<4,41,42> MAINPWON

<40> ACON



Precharge detector

15.34	15.90	16.48
13.13	13.71	14.20







THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

COMPAL ELECTRONICS, INC

DCIN & DETECTOR



Size	Document Number	Rev
B	ACT10	1.0A

Date: Thursday, May 30, 2002 Sheet 38 of 45



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

COMPAL ELECTRONICS, INC			
Title	DDR /2.5V / 1.8V/1.25V		
Size	Document Number	Rev	
B	ACT10	1.0A	
Date:	Thursday, May 30, 2002	Sheet	39 of 45



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

COMPAL ELECTRONICS, INC

Title
BATTERY CONN / OTP

Size
B Document Number
ACT10

Rev
1.0A

Date: Thursday, May 30, 2002 Sheet 42 of 45


```

AGP D24 : VAD0
AGP D23 : VAD1
AGP D25 : VAD2
AGP D26 : VAD3
AGP D10 : VAD4
AGP D9 : VAD5
AGP D8 : VAD6
AGP D11 : VAD7
AGP D12 : VAD8
AGP D13 : VAD9
AGP D14 : VAD10
AGP D15 : VAD11
AGP D16 : VADE
AGP D18 : VAHSYNC
AGP D17 : VAVSYNC
AGP STB0 : VAGCLK
AGP STB0# : VAGCLK#

```

Signal State	+3VALW +5VALW +1.8VALW +12VALW	+3V +5V +2.5V	+3VS +5VS +1.8VS +1.5VS +1.2VP +CPU_CORE +1.25VS
S0	ON	ON	ON
S1	ON	ON	ON
S3	ON	ON	OFF
S5 S4/AC	ON	OFF	OFF
S5 S4/AC don't exist	OFF	OFF	OFF

```
PCI MASTER :
1394 : REQ0#, GNT0#
MINI-PCI(Wireless Lan) : REQ1#, GNT1#
CARDBUS : REQ2#, GNT2#
LAN : REQ3#, GNT3#
MINI-PCI : REQ4#, GNT4#
```

```
PCI IRQ ROUTING :
VGA : INTA#
1394 : INTB#
CARDBUS/MINI-PCI : INTC#
LAN/MINI-PCI : INTD#
```

[illegible]

Compal Electronics, Inc.

Note & Revision

Document Number
ACT10

Rev	1.0A
-----	------

Date: Thursday, May 30, 2002 Sheet 44 of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

