

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Default	EC Default
32	PWM0/GPA0	/			GPI
33	PWM1/GPA1	FAN_PWM	O	H	GPI
36	PWM2/GPA2	CLK_PWRSERVE#	O	H	GPI
37	PWM3/GPA3	/	I		GPI
38	PWM4/GPA4	CHG_LED_UP#	O	H	GPI
39	PWM5/GPA5	PWR_LED_UP#	O	H	GPI
40	PWM6/GPA6	/	O		GPI
43	PWM7/GPA7	LCD_BACKOFF#	O	H	GPI
153	RXD/GPB0	NUM_LED	O	L	GPI
154	TXD/GPB1	CAP_LED	O	L	GPI
162	GPB2	SCRL_LED	O	L	GPI
163	SMCLK0/GPB3	SMB0_CLK	SMCLK0		GPI
164	SMDAT0/GPB4	SMB0_DAT	SMDAT0		GPI
5	GA20/GPB5	A20GATE	GA20		GPO
6	KBRST#/GPB6	RC_IN#	KBRST#		KBRST#
165	GPB7	/	I		GPI
47	CLKOUT/GPC0	/	O		GPI
169	SMCLK1/GPC1	SMB1_CLK	SMCLK1		GPI
170	SMDAT1/GPC2	SMB1_DAT	SMDAT1		GPI
171	GPC3	MAIL_LED	O	L	GPI
172	TMR10/WUI2/GPC4	AC_OK#	I		GPI
175	GPC5	OP_SD#	O	H	GPI
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I	H	GPI
1	CK32KOUT/GPC7	/			GPI
26	RI1#/WUI0/GPD0	SUSB#	I		GPI
29	RI2#/WUI1/GPD1	SUSC#	I		GPI
30	LPCRST#/WUI4/GPD2	PLT_RST#	LPCRST		LPCRST
31	ECSCI#/GPD3	EXT_SCI#	ECSCI#	H	GPI
41	GPD4	RF_ON_SW#	O	H	GPI
42	GINT1/GPD5	/			GPI
62	TACH0/GPD6	FAN0_TACH	TACH0		GPI
63	TACH1/GPD7	/			GPI
87	ADC4/GPE0	DISTP_SW#	I		GPI
88	ADC5/GPE1	/			GPI
89	ADC6/GPE2	EMAIL_SW#	I		GPI
90	ADC7/GPE3	EXPLORE_SW#	I		GPI
2	PWRSW/GPE4	PWR_SW#	PWRSW		GPI
44	WUI5/GPE5	/			GPI
24	LPCPD#/WUI6/GPE6	LID_EC#	I		GPI
25	CLKRUN#/WUI7/GPE7	/			GPI
110	PS2CLK0/GPF0	/			GPI
111	PS2DAT0/GPF1	/			GPI
114	PS2CLK1/GPF2	/			GPI
115	PS2DAT1/GPF3	/			GPI
116	PS2CLK2/GPF4	TP_CLK	PS2CLK2		GPI
117	PS2DAT2/GPF5	TP_DAT	PS2DAT2		GPI
118	PS2CLK3/GPF6	/			GPI
119	PS2DAT3/GPF7	INTERNET#	I		GPI
113	FA16/GPG0	FA16	FA16		GPI
112	FA17/GPG1	FA17	FA17		GPI
104	FA18/GPG2	FA18	FA18		GPI
103	FA19/GPG3	/			GPI
3	FA20/GPG4	THRM_CPU#	I	H	GPI
4	FA21/GPG5	/			GPI
27	LPC80HL/GPG6	PMTHERM#	O	H	GPI
28	LPC80LL/GPG7	AC_APP_UC#	I	H	GPI


Pin	Pin Name	Signal Name	Type	Default
48	GPH0	VSUS_ON	O	L
54	GPH1	VSUS_GD#	I	H
55	GPH2	CPUPWR_GD#	I	H
69	GPH3	PM_PWRBTN#	O	H
70	GPH4	SUSC_ON	O	L
75	GPH5	SUSB_ON	O	L
76	GPH6	CPU_VRON	O	L
105	GPH7	PM_RSMRST#	O	L
148	GPI0	ICH7_PWROK	O	L
149	GPI1	/	O	
152	GPI2	MCHOK	I	L
155	GPI3	CHG_EN#	O	H
156	GPI4	PRECHG	O	L
168	GPI5	BAT_LL#	O	H
174	GPI6	BAT_LEARN	O	L
93	ADC8	KID0	I	
94	ADC9	KID1	I	
101	DAC2	BL_PWM_DA	O	
102	DAC3	BATSEL_2P#	O	

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	01001100 (4C)

PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD24	0	C
1394	AD24	0	B
LAN	AD23	1	D

ICH7-M GPIO SETTING

Pin	Pin Name	Signal Name	Type	Power Well	Default
AB18	GPIO00/BI_BSY#	PM_BMBUSY#	I	Core(To:3.3V)	GPI
C8	GPIO01/REQ5#	PCI_REQ#5	I/O	Core(To:5V)	GPI
G8	GPIO02/PIRQE#	PCI_INTE#	I(OD)	Core(To:5V)	GPI
F7	GPIO03/PIRQF#	PCI_INTF#	I(OD)	Core(To:5V)	GPI
F8	GPIO04/PIRQG#	PCI_INTG#	I(OD)	Core(To:5V)	GPI
G7	GPIO05/PIRQH#	PCI_INTH#	I(OD)	Core(To:5V)	GPI
AC21	GPIO06	NC	I/O	Core(To:3.3V)	GPI
AC18	GPIO07	WLAN_BT_LED_EN#		Core(To:3.3V)	GPI
E21	GPIO08	EXTSM#	I	SUS(To:3.3V)	GPI
E20	GPIO09	SATA_DET#0	I/O	SUS(To:3.3V)	GPI
A20	GPIO10	WLAN_ON#	O	SUS(To:3.3V)	GPI
B23	SMBALERT#/GPIO11	SMB_ALERT#	I/O	SUS(To:3.3V)	Native
F19	GPIO12	KBC_SCI#	I	SUS(To:3.3V)	GPI
E19	GPIO13	TP	I/O	SUS(To:3.3V)	GPI
R4	GPIO14	NC	I/O	SUS(To:3.3V)	GPI
E22	GPIO15	CB_SD#	I/O	SUS(To:3.3V)	GPI
AC22	GPIO16/DPRSLPVR	PM_DPRSLPVR	O	Core(To:3.3V)	Native
D8	GPIO17/GNT5#	PCI_GNT#5	I/O	Core(To:3.3V)	GPO
AC20	GPIO18/STP_PCI#	STP_PCI#	O	Core(To:3.3V)	GPO
AH18	GPIO19/SATA1GP	NC	O	Core(To:3.3V)	GPI
AF21	GPIO20/STP_CPU#	STP_CPU#	O	Core(To:3.3V)	GPO
AE19	GPIO21/SATA0GP	NC	I/O	Core(To:3.3V)	GPI
A13	GPIO22/REQ4#	PCI_REQ#4	I/O	Core(To:3.3V)	Native
AA5	LDRQ1#/GPIO23	TP	I/O	Core(To:3.3V)	Native
R3	GPIO24	NC	I/O	SUS(To:3.3V)	GPO
D20	GPIO25	NC	I/O	SUS(To:3.3V)	GPO
A21	GPIO26/EL_RSVD	NC	I/O	SUS(To:3.3V)	GPO
B21	GPIO27/EL_STATE0	PD_DET#	I/O	SUS(To:3.3V)	GPO
E23	GPIO28/EL_STATE1	NC	I/O	SUS(To:3.3V)	GPO
C3	GPIO29/OC#5	USB_OC#5	I/O	SUS(To:3.3V)	Native
A2	GPIO30/OC#6	NEWCARD_OC#	I	SUS(To:3.3V)	Native
B3	GPIO31/OC#7	USB_OC#7	I/O	SUS(To:3.3V)	Native
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O	Core(To:3.3V)	GPO
AC19	GPIO33/AZ_DOCK_EN#	BT_ON#	O	Core(To:3.3V)	GPO
U2	GPIO34/AZ_DOCK_RST#	NC	I/O	Core(To:3.3V)	GPO
AD21	GPIO35	NC	I/O	Core(To:3.3V)	GPO
AH19	GPIO36/SATA2GP	NC	I/O	Core(To:3.3V)	GPI
AE19	GPIO37/SATA3GP	PCB_ID0	I	Core(To:3.3V)	GPI
AD20	GPIO38	PCB_ID1	I	Core(To:3.3V)	GPI
AE20	GPIO39	PCB_ID2	I	Core(To:3.3V)	GPI
A14	GNT4#/GPIO48	PCI_GNT#4	I/O	Core(To:3.3V)	Native
AG24	GPIO49/CPUPWRGD	H_PWRGD	O	V_CPU_IO	Native






<http://hobi-elektronika.net>

Rev	Date	Description
1.00G	2006/03/06	Z96H Schematic 1.00G (base on Z96F), NB: SiS M662MX SB: SiS 966L

Rev	Date	Description







CLK MODE

0 = Desktop Mode



1 = Mobile Mode




PEREQ0# control PCIE 0/1/4





PEREQ1# control PCIE 2/3/5



FS4	FS3	FSL2	FSL1	FSL0	CPU	PCI	ZCLK	PCIE	SATA
0	1	0	0	1	133	33	133	100	100
0	1	0	1	1	166	33	133	100	100




BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H



CLK_FS3

0 = FS3 Low Level


1 = FS3 High Level




CLK_FS4

0 = FS4 Low Level

1 = FS4 High Level



<http://hobi-elektronika.net>






**CPU +VCORE
Bulk-Decoupling
Capacitors**

**CPU +VCORE
Mid-Frequency
Capacitors**

**CPU +VCCP
Decoupling
Capacitors**

**CPU +VCCA
Decoupling
Capacitors**








+VCORE Mid-Frequency Capacitor
Intel: 22UF *32
R1F: 10UF *16



















+VCCP Decoupling Capacitor
Intel: 270UF *1, 0.1UF *6
R1F: 220UF *1, 0.1UF *4

The diagram shows a voltage divider circuit. A red wire labeled +VCCP is connected to a resistor network. The network consists of two resistors in series: NR20 (75 Ohm, 1% tolerance) and NR21 (150 Ohm, 1% tolerance). The bottom of NR21 is connected to a red wire labeled GND. A red wire labeled H_VREF is connected to the node between NR20 and NR21. Three capacitors are used for decoupling: NC67 (0.1 uF/16V) is connected between the +VCCP wire and the H_VREF node; NC68 (0.1 uF/16V) is connected between the H_VREF node and the GND wire; and NC69 (0.01 uF/16V) is connected between the +VCCP wire and the GND wire. The components are labeled with their values and tolerances in a black font.

0.1uF should be placed 100mils or less from GMCH pin.





Trace should be 10 mil wide
with 20 mil spacing



NB Strapping

Signal	Description	High	Low	Default
N_TRAP0	M662MX Debug Mode	Enable	Disable	Internal pull-down
N_TRAP1	MuTIOL I/O Type	v1.0, full-swing mode	v2.0, partial-swing mode	Internal pull-down
N_TRAP2	MuTIOL I/O Transfer Mode	Parallel	Serial	Internal pull-down
N_TESTMODE0	CPU Clock Frequency	200MHz	100/133MHz	Internal pull-down
N_TESTMODE1	Reserved			Internal pull-down
N_TESTMODE2	BSEL1 Signal Latch	VCORE: LGA 775	VCCP: Socket 478	External pull-up





Title :NB-M662MX(MuTIOL&VGA)







ASUSTek COMPUTER INC.


Engineer: Kell Huang








Size	Project Name	Rev
A3	Z96H	1.00G
Date: Wednesday, May 17, 2006	Sheet 12 of 60	


















U3 use 026020003402

IDE



N_ZAD[16:0] [12]











Pin	Signal	I/O Pin
[40] USB_P0	D26	UV0-
[40] USB_PN0	D25	UV0+
[40] USB_PP1	E23	UV1-
[40] USB_PN1	E24	UV1+
[40] USB_PP2	A20	UV2-
[40] USB_PN2	A21	UV2+
[40] USB_PP3	C19	UV3-
[40] USB_PN3	D19	UV3+
[41] USB_PP4	A18	UV4-
[41] USB_PN4	B18	UV4+
	USB_PP5	UV5-
	USB_PN5	UV5+
	C17	UV6-
	D17	UV6+
	A16	UV7-
	B16	UV7+
	C15	UV7+
	D15	UV7+
[31] USB_PP6	A24	OC0#
[31] USB_PN6	F21	OC1#
[31] USB_PP7	A25	OC2#
[39] USB_PN7	B24	OC3#
	C23	OC3#
	A26	OC5#
	B23	OC5#
[40] USB_CON_OC01#		NEWCARD_OC#
[40] USB_CON_OC23#		
[31] USB_CON_OC5#		
[31] NEWCARD_OC#		






U3 use 02G020003402




















Signal	Description	High	Low	Default
S_TRAP0	MuTIOL Operation Frequency	66MHz	133MHz	Internal pull-down
S_TRAP1	Reserved			Internal pull-down
S_IPB_OUT0	MuTIOL Clock PLL	Disable	Enable	Internal pull-down
S_IPB_OUT1	MuTIOL Version	v1.0	v2.0	Internal pull-down
SB_SPKR	First Flash Memory Cycle Type	Firmware Memory Type	LPC Memory Type	Internal pull-down
ACZ_SDOUT	Trap From	PCI AD	ROM	Internal pull-down
USB_OC#4	SB Debug Mode	Disable	Enable	External pull-up





U3 use 02G020003402








M_DQ[63:0] [14,23]
M_DQS[7:0] [14,23]
M_DQS#[7:0] [14,23]
M_MA[17:0] [14,23,24]
M_DM[7:0] [14,23]



REV Type















PLACE ESD Diodes near VGA port




LCD LVDS Interface



Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"

[illegible]


TV
OUT



PLACE ESD Diodes near TV port





The diagram shows two signal lines. The top line, labeled +5V_HDD, passes through a 10KOhm resistor (R484) to the IDE_DIAG signal. The bottom line, labeled GND, passes through a 4700ohm resistor (R485) to the HD_CSEL signal.







PATA HDD


ODD





Normal type
High: Slave
Low :
Master






MINI CARD NUT(6.4mm) *2




Reserved R to +3VSUS for Wake on WLAN function!


















NewCard Ejecter







!! ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V

NewCard Header




















MDC CONN.









GAIN1	GAIN0	
0	0	6db
0	1	10db
1	0	15.6db
1	1	21.6db




To Internal Speaker Connector






Microphone In Jack







<http://hobi-elektronika.net>

For Bluetooth





For TPM Module




TPM MODULE NUT(3.0mm) *1

For Debug







For Touch-Pad



For Keyboard



05/12/29 ESD DIODE PIN SWAPPED




ISA ROM

EC Hardware Strapping

FA2/ BADDR0 & FA3/ BADDR1


- 00: PNPCNG Access Register Pair Are 002Eh and 002Fh
- 10: PNPCNG Access Register Pair Are 004Eh and 004Fh
- 01: PNPCNG Access Register Pair Are Determined by EC Domain Registers SWCBALR and SWCBAHR.
- 11: Reserved



Note: Sampled at VSTBY Power Up Reset




FA4/ PPEN




- 0: Normal
- 1: KBS Interface Pins Are Switched to Parallel Port Interface for In-System Programming






FA5/ SHBM

- 0: Disable Shared Memory with Host BIOS
- 1: Enable Shared Memory with Host BIOS






SHUT_DOWN#




For LED


For SATA/IDE LED




for Num Lock




for Cap. Lock




for Scroll Lock




For POWER LED




For BATTERY LED




for email



For WireLess LED



Thermal Sensor






Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS
15 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
15 mils
-----OTHER SIGNALS


Avoid FSB,Power

DC FAN Control




CPU FAN will be forced on:
1) Thermal Sensor Over-temperature
2) WATCHDOG asserted by EC

DC IN





remove AC DC detect; no need























BAT IN






Without Battery & Pull out Adapter









for NB





POWER PATH & BAT_LEARN



AC_IN Threshold 2.048Vmax A/D_DOCK_IN
> 17.44V active

Adapter In(max) = $[0.075V/Rsense(Adin)] \cdot [VCLSVREF]$
 $Rsense(Adin) = 0.02 \text{ ohm}$
 $\Rightarrow \text{In(max)} = 3.27A$
 $\Rightarrow \text{Constant Power} = 19 \cdot 3.27 = 62.13W$
 $\Rightarrow R5710 = 20K, R5715 = 137K$

Adapter In(max) = $[0.075V/Rsense(Adin)] \cdot [VCLSVREF]$
 $VCLSV = 2.885V$
 $\Rightarrow \text{In(max)} = 2.544A$
 $\Rightarrow \text{Constant Power} = 19 \cdot 2.44 = 48.336W$
 $\Rightarrow R5710 = 20K, R5715 = 42.2K$

Charge Current $I_{chg} = [0.075V/Rsense(CHG)] \cdot [VICTL/3.6V]$
 $Rsense(CHG) = 25m \text{ Ohm}$
 $VICTL = 3V \Rightarrow I_{chg} = 2.5A$
 $VICTL = 1.68V \Rightarrow I_{chg} = 1.4A$

$V_{bat} = \text{Cell} \cdot [Vref + ((VICTL - 1.8V) / 9.52)]$
 $VICTL = 1.588V$
 $\Rightarrow V_{bat} = 4.2V$

VICTL < 0.8V or DCIN < 7V -> Charger Disable

MODE (Pin7)	Battery
High (>2.8V)	4-Cell
Low (<0.8V)	3-Cell
High Impedance (1.6V < Vmode < 2V)	Battery Learn

MAX8725_REF : 4.2235V
MAX8725_LDO : 5.4V

Battery Charging Voltage :
 $+V_{BAT} = 4 \times [4.2235 + (V_{ictl} - 1.8) / 9.52]$

Battery Charging Current :
 $I_{charge} = (0.075 / PR5706) \times (V_{ictl} / 3.6)$

Input Adaptor Max. Current Limit :
 $I_{limit_current} = (0.075 / PR5701) \times (V_{cls} / 4.2235)$

Pre-Charging Mode :
 Precharging current = 163.9mA
 $V_{ictl} = 0.098V$

Battery Cell Selection :
 BATSEL_2P# = 1, 6 Cells; $V_{ictl} = 1.678V$ Charging Current = 156mA
 $\Rightarrow I_{charge} = 2.331A$
 BATSEL_2P# = 0, 9 Cells; $V_{ictl} = 2.785V$
 $\Rightarrow I_{charge} = 3.868A$


[44] CHG_EN#
 CHG_EN# = 1, Charger Disabled
 CHG_EN# = 0, Charger Enabled

[44] AC_OK
 AC_OK = 1, Adaptor is present
 AC_OK = 0, Adaptor is absent

A/D_SD# = 1, Enable charger
 A/D_SD# = 0, Disable charger

[44] BAT_LEARN
 BAT_LEARN = 1, Battery discharges
 BAT_LEARN = 0, charging voltage with 3 time VICTL (3 Cells)

Battery Voltage




BAT_IN = 0; Battery absence
 BAT_IN = 1; Battery Plug-in

TSH = 1; Battery absence
 TSH = 0; Battery Plug-in


AC_APR_UC = 1, Adaptor is present
 AC_APR_UC = 0, Adaptor is absent


	DPRSLPVR	DPRSTP#	PSI#	Phase Operation Modes	Expected CPU mode
Intel IMVP 6 Compliant Logic	0	1	1	2-phase CCM	active mode
	0	1	0	1-phase CCM	active mode
	1	0	1	1-phase diode emulation	deeper sleep mode
	1	0	0	1-phase diode emulation	deeper sleep mode




VR_VID0	PR5001	1	2	47KOhm	/X
VR_VID1	PR5002	1	2	47KOhm	/X
VR_VID2	PR5003	1	2	47KOhm	/X
VR_VID3	PR5004	1	2	47KOhm	/X
VR_VID4	PR5006	1	2	47KOhm	/X
VR_VID5	PR5008	1	2	47KOhm	/X
VR_VID6	PR5010	1	2	47KOhm	/X

Net	Width	Net	Width
VR_VID0 ~ VR_VID6	10mil	DROOP & DROOP_FB	10mil
VR_ON & PSI# & RBIAS	10mil	VCC_PRM & VSUM	10mil
DPRSLPVR & DPRSTP#	10mil	ISEN1 & ISEN2	10mil
VCORE_PWRGD	10mil	VCORE_VDD & _VIN	25mil
MCH_PWOK	10mil	VCORE_BOOT1	25mil
VR_TT# & NTC	15mil	VCORE_BOOT2	25mil
VCORE_SS & _OCSET	15mil	VCORE_HG1 & _HG2	25mil
VCORE_FS & _COMP	15mil	VCORE_LG1 & _LG2	25mil
VCORE_FB & _FB2	15mil	VCORE_PHASE1	Shape
VCORE_VDIFF	15mil	VCORE_PHASE2	Shape
VCORE_VCCSENSE	10mil	VCORE_SUR1 & _SUR2	Shape
VCORE_VSSSENSE	10mil	VCORE_SUR1 & _SUR2	Shape







ASUS

ASUSTek COMPUTER INC

Project Name

Size

Custom

296H

Date: Wednesday, May 17, 2006

Sheet 58 of 60

Rev 1.00G

