

JV71-TR Block Diagram

Project code: 91.4FP01.001


PCB P/N : 48.4FP02.0SB

REVISION : 09243-SB

PCB STACKUP

TOP
VCC
S
S
GND
BOTTOM

SYSTEM DC/DC RT8205A 46	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (6A)
	3D3V_S5 (6A)
SYSTEM DC/DC TPS51124 47	
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0 (7.5A)
	1D2V_S0 (4A)
SYSTEM DC/DC RT8209B 48	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 (11A)
RT9025 49	
5V_S5	1D1V_M92
RT9161 49	
3D3V_S0	2D5V_S0 (200mA)
G957 49	
3D3V_S0	1D5V_S0 (1A)
G9161 49	
3D3V_S5	1D2V_S5 (400mA)
CHARGER MAX8731 50	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A
	UP+5V 5V 100mA
CPU DC/DC ISL6265HR 45	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0_0 0~1.55V 18A
	VCC_CORE_S0_1 0~1.55V 18A
	VDDNB 0~1.55V 18A



<http://hobi-elektronika.net>



UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB/PCIE Routing

Size

A3

Document Number

JV71-TR

Rev

SA

Date



Monday, July 06, 2009

Sheet

2


of

61



SKT-CPU638P-GP-U2

62.10055.111



SKT-CPU638P-GP-U2

62.10055.111

ACPU1C	MEM/DATA		
16 MEM_MA_DATA0	G12	MA_DATA0	C11
16 MEM_MA_DATA1	F12	MA_DATA1	A11
16 MEM_MA_DATA2	H14	MA_DATA2	A14
16 MEM_MA_DATA3	G14	MA_DATA3	B14
16 MEM_MA_DATA4	H11	MA_DATA4	G11
16 MEM_MA_DATA5	C13	MA_DATA5	D12
16 MEM_MA_DATA6	E13	MA_DATA6	A13
16 MEM_MA_DATA7	H15	MA_DATA7	A15
16 MEM_MA_DATA8	F15	MA_DATA8	A16
16 MEM_MA_DATA9	E17	MA_DATA9	A19
16 MEM_MA_DATA10	H17	MA_DATA10	A20
16 MEM_MA_DATA11	F14	MA_DATA11	C14
16 MEM_MA_DATA12	C17	MA_DATA12	D14
16 MEM_MA_DATA13	H17	MA_DATA13	C18
16 MEM_MA_DATA14	G17	MA_DATA14	D18
16 MEM_MA_DATA15	G18	MA_DATA15	D20
16 MEM_MA_DATA16	C19	MA_DATA16	A21
16 MEM_MA_DATA17	E20	MA_DATA17	D24
16 MEM_MA_DATA18	F20	MA_DATA18	C25
16 MEM_MA_DATA19	E18	MA_DATA19	B20
16 MEM_MA_DATA20	F18	MA_DATA20	C20
16 MEM_MA_DATA21	B22	MA_DATA21	B24
16 MEM_MA_DATA22	C23	MA_DATA22	C24
16 MEM_MA_DATA23	F20	MA_DATA23	E23
16 MEM_MA_DATA24	F22	MA_DATA24	F24
16 MEM_MA_DATA25	H24	MA_DATA25	G25
16 MEM_MA_DATA26	I19	MA_DATA26	G26
16 MEM_MA_DATA27	E21	MA_DATA27	C26
16 MEM_MA_DATA28	E22	MA_DATA28	D26
16 MEM_MA_DATA29	H20	MA_DATA29	G23
16 MEM_MA_DATA30	H22	MA_DATA30	G24
16 MEM_MA_DATA31	A24	MA_DATA31	A24
16 MEM_MA_DATA32	AB24	MA_DATA32	AA23
16 MEM_MA_DATA33	AB22	MA_DATA33	AD24
16 MEM_MA_DATA34	AA21	MA_DATA34	AE24
16 MEM_MA_DATA35	W22	MA_DATA35	AA26
16 MEM_MA_DATA36	W21	MA_DATA36	AA25
16 MEM_MA_DATA37	Y22	MA_DATA37	AD26
16 MEM_MA_DATA38	AA22	MA_DATA38	AE25
16 MEM_MA_DATA39	Y20	MA_DATA39	AC22
16 MEM_MA_DATA40	AA20	MA_DATA40	AD22
16 MEM_MA_DATA41	AA18	MA_DATA41	AE20
16 MEM_MA_DATA42	AB18	MA_DATA42	AE20
16 MEM_MA_DATA43	AB21	MA_DATA43	AE24
16 MEM_MA_DATA44	AD21	MA_DATA44	AE23
16 MEM_MA_DATA45	AD19	MA_DATA45	AC20
16 MEM_MA_DATA46	Y18	MA_DATA46	AD20
16 MEM_MA_DATA47	AD17	MA_DATA47	AD18
16 MEM_MA_DATA48	W16	MA_DATA48	AE18
16 MEM_MA_DATA49	W14	MA_DATA49	AC14
16 MEM_MA_DATA50	Y14	MA_DATA50	AD14
16 MEM_MA_DATA51	Y17	MA_DATA51	AE19
16 MEM_MA_DATA52	AB17	MA_DATA52	AC18
16 MEM_MA_DATA53	AB15	MA_DATA53	AE16
16 MEM_MA_DATA54	AD15	MA_DATA54	AE15
16 MEM_MA_DATA55	AB13	MA_DATA55	AE13
16 MEM_MA_DATA56	AD13	MA_DATA56	AC12
16 MEM_MA_DATA57	Y12	MA_DATA57	AB11
16 MEM_MA_DATA58	W11	MA_DATA58	Y11
16 MEM_MA_DATA59	AB14	MA_DATA59	AE14
16 MEM_MA_DATA60	AB14	MA_DATA60	AE14
16 MEM_MA_DATA61	AB12	MA_DATA61	AE11
16 MEM_MA_DATA62	AB12	MA_DATA62	AD11
16 MEM_MA_DATA63	AB12	MA_DATA63	AD11
16 MEM_MA_DM0	F12	MA_DM0	A12
16 MEM_MA_DM1	C15	MA_DM1	B16
16 MEM_MA_DM2	E19	MA_DM2	A22
16 MEM_MA_DM3	F24	MA_DM3	E25
16 MEM_MA_DM4	AC24	MA_DM4	AB26
16 MEM_MA_DM5	Y19	MA_DM5	AE22
16 MEM_MA_DM6	AB16	MA_DM6	AC16
16 MEM_MA_DM7	Y13	MA_DM7	AD12
16 MEM_MA_DQ0_H0	G13	MA_DQS_H0	C12
16 MEM_MA_DQ0_L0	H13	MA_DQS_L0	B12
16 MEM_MA_DQ0_H1	G16	MA_DQS_H1	D16
16 MEM_MA_DQ0_L1	C16	MA_DQS_L1	C16
16 MEM_MA_DQ0_H2	C22	MA_DQS_H2	A24
16 MEM_MA_DQ0_L2	C21	MA_DQS_L2	A23
16 MEM_MA_DQ0_H3	G22	MA_DQS_H3	F26
16 MEM_MA_DQ0_L3	G21	MA_DQS_L3	E26
16 MEM_MA_DQ0_H4	AD23	MA_DQS_H4	AC25
16 MEM_MA_DQ0_L4	AC23	MA_DQS_L4	AC26
16 MEM_MA_DQ0_H5	AB19	MA_DQS_H5	AE21
16 MEM_MA_DQ0_L5	AB20	MA_DQS_L5	AE22
16 MEM_MA_DQ0_H6	Y15	MA_DQS_H6	AE16
16 MEM_MA_DQ0_L6	W15	MA_DQS_L6	AD16
16 MEM_MA_DQ0_H7	W12	MA_DQS_H7	AE12
16 MEM_MA_DQ0_L7	W13	MA_DQS_L7	AE12
16 MEM_MA_DQ0_H0	G13	MA_DQS_H0	C12
16 MEM_MA_DQ0_L0	H13	MA_DQS_L0	B12
16 MEM_MA_DQ0_H1	G16	MA_DQS_H1	D16
16 MEM_MA_DQ0_L1	C16	MA_DQS_L1	C16
16 MEM_MA_DQ0_H2	C22	MA_DQS_H2	A24
16 MEM_MA_DQ0_L2	C21	MA_DQS_L2	A23
16 MEM_MA_DQ0_H3	G22	MA_DQS_H3	F26
16 MEM_MA_DQ0_L3	G21	MA_DQS_L3	E26
16 MEM_MA_DQ0_H4	AD23	MA_DQS_H4	AC25
16 MEM_MA_DQ0_L4	AC23	MA_DQS_L4	AC26
16 MEM_MA_DQ0_H5	AB19	MA_DQS_H5	AE21
16 MEM_MA_DQ0_L5	AB20	MA_DQS_L5	AE22
16 MEM_MA_DQ0_H6	Y15	MA_DQS_H6	AE16
16 MEM_MA_DQ0_L6	W15	MA_DQS_L6	AD16
16 MEM_MA_DQ0_H7	W12	MA_DQS_H7	AE12
16 MEM_MA_DQ0_L7	W13	MA_DQS_L7	AE12

SKT-CPU638P-GP-U2


62.10055.111

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU DDR (2/4)	
Size	Document Number	Rev
A3	JV71-TR	SA
Date:	Monday, July 06, 2009	Sheet 5 of 61







UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title CPU_Power_(4/4)		
Size A3	Document Number JV71-TR	Rev SA
Date: Monday, July 06, 2009	Sheet 7	of 61

<http://hobi-elektronika.net>





PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB700



SB700

Part 2 of 5

SERIAL ATA










SATA PWR

HW MONITOR


ATA 66/100/133

SPI ROM


HW MONITOR



Dummy CKG select



2009/04/09 ALL DY



Layout connect to Cap then GND

UMA

緯創資通 Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	ATi-SB710 SATA-IDE (3/5)		
Size	Document Number	Rev	SB
A3	JV71-TR		
Date:	Monday, July 06, 2009	Sheet	13 of 61

<http://hobi-elektronika.net>

REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



DEBUG STRAPS


TPAD14-GP	TP137	PCI_AD23	11
TPAD14-GP	TP136	PCI_AD24	11
TPAD14-GP	TP195	PCI_AD25	11
TPAD14-GP	TP135	PCI_AD26	11
TPAD14-GP	TP134	PCI_AD27	11
TPAD14-GP	TP133	PCI_AD28	11
TPAD14-GP	TP130	PCI_AD29	11
TPAD14-GP	TP129	PCI_AD30	11

	PCI_CLK2	PCI_CLK3	CLK_PCI_L0M CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCCLK	AZ_RST#	SB_GPO17, SB_GPO16
PULL HIGH	WatchDog (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM DEFAULT L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCCLK


	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]




NORMAL TYPE

(A0)





DDR_VREF



Place C2.2uF and 0.1uF <
500mils from DDR connector

LOW 5.2 mm

SKT-SODIMM20020U4GP
62.10017.664
2ND = 62.10017.A42
3RD = 62.10017.G81
<http://nabhi-elektronika.net>




Place C2.2uF and 0.1uF < 500mils from DDR connector


SKT-SODIMM200-37GP
62.10017.E21
2ND = 62.10017.A51
3RD = 62.10017.G71

HI 9.2mm

<http://hobi-elektronika.net>



(A2)




UMA

緯創資通 Wistron Corporation	
21F., 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
DDR SO-DIMM SKT 2	
Size	Document Number
Custom	JV71-TR
Date: Monday, July 06, 2009	Sheet 17 of 61
Rev	SB


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor




Place these Caps near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near DM2







Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3


Place these Caps near PARALLEL TERMINATION



LCD/INVERTER/CCD CONN





for TR



Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND




緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	LCD CONN	
Size	Document Number	Rev
A3	JV71-TR	-1
Date:	Monday, July 06, 2009	Sheet 19 of 61

<http://hobi-elektronika.net>





R489 PU & TR-DIS-->150R
TR-UMA & TR-MUX-->140R

Layout Note:
Place these resistors
close to the CRT-out
connector


Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR



DDC_CLK & DATA level shift





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			
CRT Connector			
Size	Document Number		Rev
	JV71-TR		SB
Date: Monday, July 06, 2009		Sheet 20 of 61	



SATA Connector




SATA ODD Connector



BLUETOOTH MODULE



1.5A / High Active Voltage 2V





<http://hobi-elektronika.net>

UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
BLUETOOTH			
Size	Document Number		Rev
	JV71-TR		SA
Date	Monday, July 06, 2009		Sheet 24 of 61






2009/04/16 ADD By John




2009/04/17 ADD By John

2009/04/16 Change By John



2009/04/20 ADD By John



UMA	
緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.	
Title	USB
Size	Document Number
Date	Monday, July 06, 2009
Sheet	25 of 61
Rev	SA



LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



GIGA Lan Transformer



DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers


10 (+) 9 (-) :: GREEN
10 (+) 11 (-) :: ORANGE


LAN Connector



UMA		
緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
LAN CONN		
Size	Document Number	Rev
A3	JV71-TR	SB
Date:	Friday, July 10, 2009	Sheet 27 of 61

<http://hobi-elektronika.net>








Internal Speaker

29 SPKR_L- <<< SPKR_L-
29 SPKR_L+ <<< SPKR_L+
29 SPKR_R- <<< SPKR_R-
29 SPKR_R+ <<< SPKR_R+


SPKR_L- 1 TE14P-GP TP5
SPKR_L+ 1 TE14P-GP TP6
SPKR_R- 1 TE14P-GP TP18
SPKR_R+ 1 TE14P-GP TP19




INT MIC




LINE IN



MIC IN






LINE OUT





UMA		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
AUDIO JACK			
Size	Document Number	Rev	
	JV71-TR	SB	
Date: Monday, July 06, 2009	Sheet 30	of 61	

MDC 1.5 CONN





5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)



SD DAT0/XD D6/MS D0 1	1	SCD1U25V2ZY-1GP
SD DAT1/XD D4 1	1	SCD1U25V2ZY-1GP
SD DAT2/XD RE# 1	1	SCD1U25V2ZY-1GP
SD DAT3/XD WE# 1	1	SCD1U25V2ZY-1GP
SD WP	1	SCD1U25V2ZY-1GP
SD CD#	1	SCD1U25V2ZY-1GP
SD CMD 1	1	SCD1U25V2ZY-1GP
SD CLK/XD D1/MS CLK	1	SCD1U25V2ZY-1GP
SD DAT4/XD D5/MS D5	1	SCD1U25V2ZY-1GP
SD DAT5/XD D6/MS D6	1	SCD1U25V2ZY-1GP
SD DAT6/XD D7/MS D7	1	SCD1U25V2ZY-1GP
SD DAT7/XD D8/MS D8	1	SCD1U25V2ZY-1GP
SD DAT8/XD D9/MS D9	1	SCD1U25V2ZY-1GP
SD DAT9/XD D10/MS D10	1	SCD1U25V2ZY-1GP
SD DAT10/XD D11/MS D11	1	SCD1U25V2ZY-1GP
SD DAT11/XD D12/MS D12	1	SCD1U25V2ZY-1GP
SD DAT12/XD D13/MS D13	1	SCD1U25V2ZY-1GP
SD DAT13/XD D14/MS D14	1	SCD1U25V2ZY-1GP
SD DAT14/XD D15/MS D15	1	SCD1U25V2ZY-1GP
SD DAT15/XD D16/MS D16	1	SCD1U25V2ZY-1GP
SD DAT16/XD D17/MS D17	1	SCD1U25V2ZY-1GP
SD DAT17/XD D18/MS D18	1	SCD1U25V2ZY-1GP
SD DAT18/XD D19/MS D19	1	SCD1U25V2ZY-1GP
SD DAT19/XD D20/MS D20	1	SCD1U25V2ZY-1GP
SD DAT20/XD D21/MS D21	1	SCD1U25V2ZY-1GP
SD DAT21/XD D22/MS D22	1	SCD1U25V2ZY-1GP
SD DAT22/XD D23/MS D23	1	SCD1U25V2ZY-1GP
SD DAT23/XD D24/MS D24	1	SCD1U25V2ZY-1GP
SD DAT24/XD D25/MS D25	1	SCD1U25V2ZY-1GP
SD DAT25/XD D26/MS D26	1	SCD1U25V2ZY-1GP
SD DAT26/XD D27/MS D27	1	SCD1U25V2ZY-1GP
SD DAT27/XD D28/MS D28	1	SCD1U25V2ZY-1GP
SD DAT28/XD D29/MS D29	1	SCD1U25V2ZY-1GP
SD DAT29/XD D30/MS D30	1	SCD1U25V2ZY-1GP
SD DAT30/XD D31/MS D31	1	SCD1U25V2ZY-1GP
SD DAT31/XD D32/MS D32	1	SCD1U25V2ZY-1GP
SD DAT32/XD D33/MS D33	1	SCD1U25V2ZY-1GP
SD DAT33/XD D34/MS D34	1	SCD1U25V2ZY-1GP
SD DAT34/XD D35/MS D35	1	SCD1U25V2ZY-1GP
SD DAT35/XD D36/MS D36	1	SCD1U25V2ZY-1GP
SD DAT36/XD D37/MS D37	1	SCD1U25V2ZY-1GP
SD DAT37/XD D38/MS D38	1	SCD1U25V2ZY-1GP
SD DAT38/XD D39/MS D39	1	SCD1U25V2ZY-1GP
SD DAT39/XD D40/MS D40	1	SCD1U25V2ZY-1GP
SD DAT40/XD D41/MS D41	1	SCD1U25V2ZY-1GP
SD DAT41/XD D42/MS D42	1	SCD1U25V2ZY-1GP
SD DAT42/XD D43/MS D43	1	SCD1U25V2ZY-1GP
SD DAT43/XD D44/MS D44	1	SCD1U25V2ZY-1GP
SD DAT44/XD D45/MS D45	1	SCD1U25V2ZY-1GP
SD DAT45/XD D46/MS D46	1	SCD1U25V2ZY-1GP
SD DAT46/XD D47/MS D47	1	SCD1U25V2ZY-1GP
SD DAT47/XD D48/MS D48	1	SCD1U25V2ZY-1GP
SD DAT48/XD D49/MS D49	1	SCD1U25V2ZY-1GP
SD DAT49/XD D50/MS D50	1	SCD1U25V2ZY-1GP
SD DAT50/XD D51/MS D51	1	SCD1U25V2ZY-1GP
SD DAT51/XD D52/MS D52	1	SCD1U25V2ZY-1GP
SD DAT52/XD D53/MS D53	1	SCD1U25V2ZY-1GP
SD DAT53/XD D54/MS D54	1	SCD1U25V2ZY-1GP
SD DAT54/XD D55/MS D55	1	SCD1U25V2ZY-1GP
SD DAT55/XD D56/MS D56	1	SCD1U25V2ZY-1GP
SD DAT56/XD D57/MS D57	1	SCD1U25V2ZY-1GP
SD DAT57/XD D58/MS D58	1	SCD1U25V2ZY-1GP
SD DAT58/XD D59/MS D59	1	SCD1U25V2ZY-1GP
SD DAT59/XD D60/MS D60	1	SCD1U25V2ZY-1GP
SD DAT60/XD D61/MS D61	1	SCD1U25V2ZY-1GP
SD DAT61/XD D62/MS D62	1	SCD1U25V2ZY-1GP
SD DAT62/XD D63/MS D63	1	SCD1U25V2ZY-1GP
SD DAT63/XD D64/MS D64	1	SCD1U25V2ZY-1GP
SD DAT64/XD D65/MS D65	1	SCD1U25V2ZY-1GP
SD DAT65/XD D66/MS D66	1	SCD1U25V2ZY-1GP
SD DAT66/XD D67/MS D67	1	SCD1U25V2ZY-1GP
SD DAT67/XD D68/MS D68	1	SCD1U25V2ZY-1GP
SD DAT68/XD D69/MS D69	1	SCD1U25V2ZY-1GP
SD DAT69/XD D70/MS D70	1	SCD1U25V2ZY-1GP
SD DAT70/XD D71/MS D71	1	SCD1U25V2ZY-1GP
SD DAT71/XD D72/MS D72	1	SCD1U25V2ZY-1GP
SD DAT72/XD D73/MS D73	1	SCD1U25V2ZY-1GP
SD DAT73/XD D74/MS D74	1	SCD1U25V2ZY-1GP
SD DAT74/XD D75/MS D75	1	SCD1U25V2ZY-1GP
SD DAT75/XD D76/MS D76	1	SCD1U25V2ZY-1GP
SD DAT76/XD D77/MS D77	1	SCD1U25V2ZY-1GP
SD DAT77/XD D78/MS D78	1	SCD1U25V2ZY-1GP
SD DAT78/XD D79/MS D79	1	SCD1U25V2ZY-1GP
SD DAT79/XD D80/MS D80	1	SCD1U25V2ZY-1GP
SD DAT80/XD D81/MS D81	1	SCD1U25V2ZY-1GP
SD DAT81/XD D82/MS D82	1	SCD1U25V2ZY-1GP
SD DAT82/XD D83/MS D83	1	SCD1U25V2ZY-1GP
SD DAT83/XD D84/MS D84	1	SCD1U25V2ZY-1GP
SD DAT84/XD D85/MS D85	1	SCD1U25V2ZY-1GP
SD DAT85/XD D86/MS D86	1	SCD1U25V2ZY-1GP
SD DAT86/XD D87/MS D87	1	SCD1U25V2ZY-1GP
SD DAT87/XD D88/MS D88	1	SCD1U25V2ZY-1GP
SD DAT88/XD D89/MS D89	1	SCD1U25V2ZY-1GP
SD DAT89/XD D90/MS D90	1	SCD1U25V2ZY-1GP
SD DAT90/XD D91/MS D91	1	SCD1U25V2ZY-1GP
SD DAT91/XD D92/MS D92	1	SCD1U25V2ZY-1GP
SD DAT92/XD D93/MS D93	1	SCD1U25V2ZY-1GP
SD DAT93/XD D94/MS D94	1	SCD1U25V2ZY-1GP
SD DAT94/XD D95/MS D95	1	SCD1U25V2ZY-1GP
SD DAT95/XD D96/MS D96	1	SCD1U25V2ZY-1GP
SD DAT96/XD D97/MS D97	1	SCD1U25V2ZY-1GP
SD DAT97/XD D98/MS D98	1	SCD1U25V2ZY-1GP
SD DAT98/XD D99/MS D99	1	SCD1U25V2ZY-1GP
SD DAT99/XD D100/MS D100	1	SCD1U25V2ZY-1GP

<http://hobi-elektronika.net>

UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CARDREADER- RTS5159

Size

Document Number

Rev

JB

Date

Monday, July 06, 2009



Sheet

32


of






61

<http://hobi-elektronika.net>




Place near MINI1






3.System Sensor, Put Plamrest.




DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree

Place near chip as close as possible







H_THERMDA 6
H_THERMDC 6
1.For CPU Sensor


HW Thermal Throttling




BL3#





<http://hobi-elektronika.net>







TOUCH PAD




Finger printer

2009/05/26 SB Change to 5D5V



2009/04/17 For EMI By John



2009/04/21 For EMI By John

UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Touch PAD/Finger printer

Size

Document Number

Rev

Date

Monday, July 06, 2009

Sheet

37




of

61


SB

<http://hobi-elektronika.net>

2009/04/16 Change By John




2009/04/16 Change By John




<http://hobi-elektronika.net>


Power Button




Beckup Button






WIRELESS Button




BT/3G Button






Cover Up Switch




T/P lock Button







Adapter




CPU_CORE ISL6265HRTZ




1D2V LDO G9161




2D5V LDO R9161




DCDC 5V/3D3V(RT8205A)




DCDC 1D8V(RT8209B)




0D9V LDO RT9026




1D5V LDO G9571




DCDC 1D2V(TPS51124)



DCDC 1D1V(TPS51124)



CHARGER MAX8731




UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Power Block Diagram		
Size A3	Document Number JV71-TR	Rev SA
Date: Monday, July 06, 2009	Sheet 42 of 61	


Aux Power 3D3V_AUX_S5





Run Power



for TR



for TR




2009/04/21 ADD By John


R509,R342--10MΩ
C865--22pF
C675--1000pF
For VGA sequence issue


UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
RUN AND AUX POWER		
Size	Document Number	Rev
A3	JV71-TR	SA
Date:	Monday, July 06, 2009	Sheet 43 of 61








79.10712.L02
2ND = 79.10112.3JL



79.10712.L02
2ND = 79.10112.3JL

$$V_{trip} (mV) = R_{trip} (Kohm) * 10 (uA)$$



$$I_{ocp} = (V_{trip} / R_{dson}) + ((1 / (2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$$



	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2



$V_{out} = 0.758V * (R1 + R2) / R2$ --> PWM mode
 $V_{out} = 0.764V * (R1 + R2) / R2$ --> Skip Mode

<http://hobi-elektronika.net>



2009/06/4 WAYNE
Close to VFB Pin (pin5)

2009/03/27 WAYNE
C623 change to 1u10v for ESL






2009/06/4 WAYNE
2009/03/27 WAYNE
C682 change to 1u10v for ESL


UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51124 1D1V 1D2V		
Size	Document Number	Rev
A3	JV71-TR	SA
Date:	Monday, July 06, 2009	Sheet 46 of 61





Place near to CPU



<http://hobi-elektronika.net>

UMA		緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		LDO 2D5V/1D5V/1D2V S5/1D1V M92	
Size	Document Number	Rev	
A3		SA	
Date: Monday, July 06, 2009	Sheet 48 of 61	JV71-TR	




8 PEG_TXP[15..0] << PEG_TXP[15..0]
8 PEG_TXN[15..0] << PEG_TXN[15..0]

PEG_TXP0	AA38	PCIE_RX0P
PEG_TXN0	Y37	PCIE_RX0N
PEG_TXP1	Y35	PCIE_RX1P
PEG_TXN1	W36	PCIE_RX1N
PEG_TXP2	W38	PCIE_RX2P
PEG_TXN2	V37	PCIE_RX2N
PEG_TXP3	V35	PCIE_RX3P
PEG_TXN3	U36	PCIE_RX3N
PEG_TXP4	U38	PCIE_RX4P
PEG_TXN4	T37	PCIE_RX4N
PEG_TXP5	T35	PCIE_RX5P
PEG_TXN5	R36	PCIE_RX5N
PEG_TXP6	R38	PCIE_RX6P
PEG_TXN6	P37	PCIE_RX6N
PEG_TXP7	P35	PCIE_RX7P
PEG_TXN7	N36	PCIE_RX7N
PEG_TXP8	N38	PCIE_RX8P
PEG_TXN8	M37	PCIE_RX8N
PEG_TXP9	M35	PCIE_RX9P
PEG_TXN9	L36	PCIE_RX9N
PEG_TXP10	L38	PCIE_RX10P
PEG_TXN10	K37	PCIE_RX10N
PEG_TXP11	K35	PCIE_RX11P
PEG_TXN11	J36	PCIE_RX11N
PEG_TXP12	J38	PCIE_RX12P
PEG_TXN12	H37	PCIE_RX12N
PEG_TXP13	H35	PCIE_RX13P
PEG_TXN13	G36	PCIE_RX13N
PEG_TXP14	G38	PCIE_RX14P
PEG_TXN14	F37	PCIE_RX14N
PEG_TXP15	F35	PCIE_RX15P
PEG_TXN15	E36	PCIE_RX15N

3 CLK_PCIE_PEG >> AB35
3 CLK_PCIE_PEG# >> AA36

2009/07/01 PD Change to 200 for reset




AVGA1A 1 OF 8

PCI EXPRESS INTERFACE

CALIBRATION
PCIE_CALRP
PCIE_CALRN
Change to 71.M92M2.M02

for TR



8 PEG_RXP[15..0] << PEG_RXP[15..0]
8 PEG_RXN[15..0] << PEG_RXN[15..0]

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title M92 PCIE		
Size A3	Document Number JV71-TR	Rev SB
Date: Monday, July 06, 2009	Sheet 52 of 61	



Memory Interface B

Processor (Left):

- Address Bus: A[0:15] to A[16:31]
- Data Bus: D[0:15] to D[16:31]
- Control Signals: CS, WE, OE, RD, WR, etc.

Memory (Right):

- Address Bus: A[0:15] to A[16:31]
- Data Bus: D[0:15] to D[16:31]
- Control Signals: CS, WE, OE, RD, WR, etc.

Memory Interface A (Top):

- Address Bus: A[0:15] to A[16:31]
- Data Bus: D[0:15] to D[16:31]
- Control Signals: CS, WE, OE, RD, WR, etc.

Memory Interface C (Bottom):

- Address Bus: A[0:15] to A[16:31]
- Data Bus: D[0:15] to D[16:31]
- Control Signals: CS, WE, OE, RD, WR, etc.

DIVIDER RESISTORS	DDR2	DDR3	GDDR3
MVREF TO 1.8V	100R	100R	40.2R
MVREF TO GND	100R	100R	100R

for TR 0408

1D5V M52

R435 100R2F-L1-GP-U

DIS

R436 100R2F-L1-GP-U

DIS

R432

C789

DIS

R433

C790

DIS

R434

DIS

R437

1KR25-3-GP

[illegible]

for TR 0408

105V_M52

DIS
R1203
4K7R2F-GP

57.56 VDRAM_RST

DY
R1204
4K7R2F-GP

DIS
C961
5C2200P50V

57.56 VDRAM_RST

53 GPIO_VGA_00 << R63 1 DIS 10KΩ23-GP

53 GPIO_VGA_01 << R62 1 DIS 10KΩ23-GP

53 GPIO_VGA_02 << R58 1 DIS 10KΩ23-GP

53 GPIO_VGA_05 << R61 1 DIS 10KΩ23-GP

53 GPIO_VGA_08 << R54 1 DY 10KΩ23-GP

53 GPIO_VGA_09 << R56 1 DY 10KΩ23-GP

53 GPIO_VGA_11 << R57 1 DIS 10KΩ23-GP

53 GPIO_VGA_22 << R55 1 DY 10KΩ23-GP

20.53 CRT_HSYN << R377 1 DIS 10KΩ23-GP

20.53 CRT_VSYN << R378 1 DIS 10KΩ23-GP

53 GPIO_VGA_12 << R60 1 DY 10KΩ23-GP

53 GPIO_VGA_13 << R59 1 DY 10KΩ23-GP

STRAPS	PIN	DESCRIPTION
GPIO	DVPDATA(23:20) (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1			
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]	
V	128MB	x00	ST Microelectronics	M25P05A	0100
	256MB	x01		M25P10A	0101
	64MB	x010		M25P20	0101
	32MB	x		M25P40	0101
	512MB	x		M25P80	0101
	1GB	x	Chingis (formerly PMC)	Pm25LV512A	0100
	2GB	x		Pm25LV010A	0101
4GB	x				

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe Full Tx Output Swing Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIe GNE2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	
ROMSO	GPIO8	BIF_CLK_PM_EN Serial ROM Output from ROM	0
ROMSI	GPIO9	VGA ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT If BIOS_ROM_EN=1, then Config[3:0] defines the ROM type If BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	x x x
PWRCNTL[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3D3V = Enable	0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00:No audio function 01:Audio for DisplayPort and HDMI (if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI	1
CCBPASS	GENERICC		0

 緯創資通 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 222, Taiwan, R.O.C.		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 222, Taiwan, R.O.C.	
Title			
Memory / Straps			
Size A2	Document Number	Rev	
	JV71-TR	SA	
Date:	Monday, July 06, 2009	Sheet	56 of 61

DDR3

AFBRAM3

AFBRAM4

Legend:

- 56,58 DQMB#[0..7] <<>>
- 56,58 RDQSB#[0..7] <<>>
- 56,58 WDQSB#[0..7] <<>>
- 56,58 MAB#[0..12] <<>>
- 56,58 MDB#[63..0] <<>>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

DDR3 B0

Document Number: JV71-TR



Rev: SB

Date: Monday, July 06, 2009






Sheet 57 of 61

<http://hobi-elektronika.net>

[illegible]



SAMSUNG 72.41164.H0U
HYUNIX 72.51G63.C0U



<http://hobi-elektronika.net>


UMA




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **M92 DDR3 B1**

Size A3 Document Number **JV71-TR** Rev **SB**

Date: Monday, July 06, 2009 Sheet 58 of 61







UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HISTORY

Size

Document Number

Rev

Date: Monday, July 06, 2009

Sheet 61 of 61

SA